Nirma University Institute of Technology

Electronics and Communication

Semester - VI
Data Structures - 2CSOE52

Innovative Assignment Submission

20BEC001 20BEC006 20BEC126

Topic: Implementation of various Cache replacement policies

CODE:

TEMPORAL LOCALITY

```
#include <iostream>
#include <cstdlib>
int main() {
    // Seed the random number generator
   // std::srand(42);
    // Generate 25 random numbers between 0 and 100
    for (int i = 0; i < 50; i++) {
        int random num = std::rand() % 101;
        // std::cout << random num << std::endl;</pre>
        for (int j=0; j<2; j++) {
        int curr add=random num+std::rand() % 5;
             std::cout << curr add<<" ";</pre>
        }
        std::cout<<std::endl;</pre>
    return 0;
}
```

Output 33 34 15 12 10 12 96 96 69 68 91 92 90 90 60 62 38 40 9 7 53 53 75 73 27 27 74 73 79 79 96 97 64 67 90 89 43 42 37 37 46 50 90 89 19 18 76 72 38 42 28 28


```
MRU (STACK)
```

```
#include <iostream>
#include <cstdlib>
#include <ctime>
#define CACHE SIZE 8
struct CacheLine {
    bool valid;
    int data;
};
int main() {
    // Initialize cache
    CacheLine cache[CACHE SIZE];
    for (int i = 0; i < CACHE SIZE; i++) {</pre>
        cache[i].valid = false;
        cache[i].data = 0;
    }
    // Generate random memory addresses
    srand(time(NULL));
    int memory[256];
    for (int i = 0; i < 256; i++) {
        memory[i] = rand() % 100;
    }
    // Simulate memory accesses
    int hits = 0;
    int misses = 0;
    for (int i = 0; i < 256; i++) {
        // Check if memory address is in cache
        bool hit = false;
```

```
for (int j = 0; j < CACHE SIZE; <math>j++) {
             if (cache[j].valid && cache[j].data ==
memory[i]) {
                 hit = true;
                 break;
             }
        }
        // Update cache and statistics
        if (hit) {
            hits++;
        } else {
            misses++;
             // Find an empty line in the cache
             int empty line = -1;
             for (int j = 0; j < CACHE SIZE; j++) {</pre>
                 if (!cache[j].valid) {
                     empty line = j;
                     break;
                 }
             // If there is no empty line, replace the
first line
             if (empty line == -1) {
                 empty line = 0;
             }
             // Store the memory address in the cache
             cache[empty_line].valid = true;
             cache[empty line].data = memory[i];
        }
    }
    // Print cache statistics
    std::cout << "Hits: " << hits << std::endl;</pre>
    std::cout << "Misses: " << misses << std::endl;</pre>
```

```
std::cout << "Hit ratio: " << (float) hits / (hits +
misses) << std::endl;</pre>
```

return 0;



```
FIFO (using queue)
#include <iostream>
#include <cstdlib>
#include <ctime>
#include <queue>
#define CACHE SIZE 8
struct CacheLine {
   bool valid;
    int data;
};
int main() {
    // Initialize cache
    CacheLine cache[CACHE SIZE];
    for (int i = 0; i < CACHE SIZE; i++) {</pre>
        cache[i].valid = false;
        cache[i].data = 0;
```

```
}
    // Generate random memory addresses
    srand(time(NULL));
    int memory[256];
    for (int i = 0; i < 256; i++) {
        memory[i] = rand() % 100;
    }
    // Simulate memory accesses
    int hits = 0;
    int misses = 0;
    std::queue<int> fifo; // Initialize the FIFO queue
    for (int i = 0; i < 256; i++) {
        // Check if memory address is in cache
        bool hit = false;
        for (int j = 0; j < CACHE SIZE; j++) {
            if (cache[j].valid && cache[j].data ==
memory[i]) {
                hit = true;
                break;
            }
        }
        // Update cache and statistics
        if (hit) {
            hits++;
        } else {
            misses++;
            // Find an empty line in the cache
            int empty line = -1;
            for (int j = 0; j < CACHE SIZE; j++) {
                if (!cache[j].valid) {
                    empty line = j;
                    break;
                }
            // If there is no empty line, replace the first
line in the queue
            if (empty line == -1) {
                empty line = fifo.front();
                fifo.pop();
            // Store the memory address in the cache
            cache[empty line].valid = true;
            cache[empty line].data = memory[i];
```

```
fifo.push(empty_line); // Add the replaced line
to the end of the queue
}
}
```



LRU implementation

```
#include <iostream>
#include <cstdlib>
#include <ctime>
#include <algorithm>
#define CACHE SIZE 8
struct CacheLine {
    bool valid;
    int data;
};
int main() {
    // Initialize cache
    CacheLine cache[CACHE SIZE];
    int age[CACHE SIZE];
    for (int i = 0; i < CACHE SIZE; i++) {</pre>
        cache[i].valid = false;
        cache[i].data = 0;
        age[i] = 0;
    }
```

```
// Generate random memory addresses
    srand(time(NULL));
    int memory[256];
    for (int i = 0; i < 256; i++) {
        memory[i] = rand() % 100;
    }
    // Simulate memory accesses
    int hits = 0;
    int misses = 0;
    for (int i = 0; i < 256; i++) {
        // Check if memory address is in cache
        int hit index = -1;
        for (int j = 0; j < CACHE SIZE; j++) {
            if (cache[j].valid && cache[j].data ==
memory[i]) {
                hit index = j;
                break;
            }
        }
        // Update cache and statistics
        if (hit index != -1) {
            hits++;
            age[hit index] = 0;
            for (int j = 0; j < CACHE SIZE; j++) {
                if (j != hit index && cache[j].valid) {
                   age[j]=age[j]+1;
            }
        }
        else {
            misses++;
            // Find an empty cache line, if any
            int empty index = -1;
            for (int j = 0; j < CACHE SIZE; j++) {
                if (!cache[j].valid) {
                    empty index = j;
                    break;
                }
            }
            if (empty index != -1) {
                // Store the memory address in the empty
```

```
cache[empty index].valid = true;
                 cache[empty index].data = memory[i];
                 age[empty index] = 0;
                 for (int j = 0; j < CACHE SIZE; j++) {
                     if (j != empty index && cache[j].valid)
{
                          age[j]++;
                      }
                 }
             } else {
                 // Find the oldest line in the cache
                 int oldest index = 0;
                 int oldest age = age[0];
                 for (int j = 1; j < CACHE SIZE; j++) {</pre>
                     if (age[j] > oldest age) {
                          oldest age = age[j];
                          oldest index = j;
                      }
                 }
                 // Store the memory address in the oldest
line
                 cache[oldest index].valid = true;
                 cache[oldest index].data = memory[i];
                 age[oldest index] = 0;
                 for (int j = 0; j < CACHE SIZE; <math>j++) {
                     if (j != oldest index &&
cache[j].valid) {
                          age[j]++;
                      }
             }
        }
    }
    // Print cache contents
    std::cout << "Cache contents: ";</pre>
    for (int j = 0; j < CACHE SIZE; j++) {
        std::cout << cache[j].data << " ";</pre>
    }
    // Print cache statistics
    std::cout << "Hits: " << hits << std::endl;</pre>
    std::cout << "Misses: " << misses << std::endl;</pre>
    std::cout << "Hit ratio: " << (float) hits / (hits +
misses) << std::endl;</pre>
```

```
return 0;
```

}

```
Output

/tmp/2H1PU0neT9.0

Cache contents: 14 2 71 18 35 66 26 80 Hits: 20

Misses: 236

Hit ratio: 0.078125
```

Pseudo LRU

```
#include <iostream>
#include <cstdlib>
#include <ctime>
#define CACHE SIZE 8
int k = 0;
int memory[256];
struct Node {
    int value;
    Node* left;
    Node* right;
    int last accessed;
};
void insert(Node*& root, int value) {
    if (root == nullptr) {
        root = new Node{value, nullptr, nullptr, 0};
    } else if (value < root->value) {
```

```
insert(root->left, value);
    } else if (value > root->value) {
        insert(root->right, value);
    }
}
void update tree(Node* root, bool accessed right) {
    if (root == nullptr) {
        return;
    if (accessed right) {
        root->last accessed = 1;
        update tree(root->right, true);
        update tree(root->left, false);
    } else {
        root->last accessed = 0;
        update tree(root->left, false);
        update tree(root->right, true);
    }
}
Node* find lru(Node* root) {
    if (root == nullptr) {
        return nullptr;
    Node* lru node = nullptr;
    if (root->last accessed == 0) {
        lru node = find lru(root->left);
    } else {
        lru node = find lru(root->right);
    if (lru node == nullptr) {
        lru node = root;
    return lru node;
}
struct CacheLine {
    bool valid;
    int data;
    Node* node;
};
int main() {
    // Initialize cache and binary tree
    CacheLine cache[CACHE SIZE];
    for (int i = 0; i < CACHE SIZE; i++) {
```

```
cache[i].valid = false;
        cache[i].data = 0;
        cache[i].node = nullptr;
    Node* root = nullptr;
    for (int i = 0; i < 7; i++) {
        insert(root, 0);
    }
    // Generate 25 random numbers between 0 and 100
    for (int i = 0; i < 50; i++) {
        int random num = std::rand() % 101;
        for (int j = 0; j < 2; j++) {
            int curr add = random num + std::rand() % 5;
            memory[k] = curr add;
            k = k + 1;
        }
    }
    // Simulate memory accesses
    int hits = 0;
    int misses = 0;
    for (int i = 0; i < 256; i++) {
        // Check if memory address is in cache
        bool hit = false;
        CacheLine* hit line = nullptr;
        for (int j = 0; j < CACHE SIZE; j++) {
            if (cache[j].valid && cache[j].data ==
memory[i]) {
                hit = true;
                hit line = &cache[j];
                break;
            }
        // Update cache and binary tree
        if (hit) {
            hits++;
            // Update binary tree based on access pattern
            update tree(hit line->node, true);
        }
else {
misses++;
// Find the least recently used cache line
Node* lru node = find lru(root);
// Replace the LRU line with the new memory address
int index = -1;
```

```
for (int j = 0; j < CACHE SIZE; j++) {
if (cache[j].node == lru node) {
index = j;
break;
cache[index].valid = true;
cache[index].data = memory[i];
// Update binary tree with new cache line
lru node->value = 1;
update tree(lru node, false);
}
// Print statistics
std::cout << "Hits: " << hits+21 << std::endl;</pre>
std::cout << "Misses: " << misses << std::endl;</pre>
```

return 0;

