# Digital Design, Group Project EENG 28010

Course Overview - Introduce Assignment 2

Dr Faezeh Arab Hassani and Dr Shuangyi Yan

School of Electrical, Electronic and Mechanical Engineering



#### **Unit Goals**

- □ To gain experience in digital design using VHDL and FPGA prototyping
- ☐ To familiarize with related industry standard tools
- □ To work in a team to design a digital system and implement it in an FPGA






#### **Outline**

- ☐ Introduction of Assignment 2
- Writing Synthesisable Code



## **Assignment 2: Peak Detector**


**Specification:** To design, build and test a peak detector which is under the control of a computer. The system captures up to 500 8-bit digital samples from a source.





## Peak Detector – Serial Communication with PC via UART


- User commands accepted from PC and outputs printed to the PC
- □ Serial communication Implemented by Universal Asynchronous Receiver Transmitter (UART)





## **Capturing samples**

Capture seven points around the highest peak; 3 each side.






#### **Main Requirements**

- Receive commands through UART from a computer terminal
  - UART demo is provided
  - Ascii code for printing text in the terminal
- Request amount of data based on commands
  - "aNNN" or "ANNN"
  - Display/Print all data
- Analysis peak data and capture the adjacent samples
- Send the data and results back to the computer terminal through UART
  - "P" or "p"
  - "L" or "I"




#### **Function requirements**



- Data Generator, Tx and Rx has been provided
- Encrypted solutions for individual testing
  - Data Processor
  - Command Processor
- Data Processor
- Command Processor
- Integration simulation
- Synthesis and Implementation




#### **Data Processor**



- "start": sync data processor and command processor
- read requirements from CMD processor
- ☐ "ctrl 1" and "ctrl 2": request data
- "dataReady": inform CMD processor to read data
- Analysis peak and store samples:
  - Peak and other 6 samples
  - Provide results



#### **Command Processor**




- Manage UART links
- CMD validation
- □ Request data from Data Processor
- Print all input commands, results for different commands
  - Send the ascii code to Tx



#### Peak Detector - Work Plan

- Divide group into two sub teams
- ☐ Team A works on the Data Processing block (two members)
- ☐ Team B works on the Command Processing block (three members)
- Clearly defined interface and black box implementations of Data Processor / Command Processor allow independent development





## Signed vs. Unsigned implementation

Odd team number: unsigned implementation

Even team number: signed implementation

- ☐ If your group number is odd, you should treat the bytes delivered by the data source as unsigned.
- ☐ If your group number is even, you should treat the bytes delivered by the data source as signed.
- Affect data processor design
  - comparison between two values



## Use knowledge learnt in Assignment 1

- Building FSM diagram
- Using D Flip-Flops
- Synchronous system
  - using x-reg to hold its value
  - detecting edges and applying it in assignment 2
  - Synchronizing two modules with "start" and "dataReady"
- Understanding how to design a system comprising a datapath and controller



## **Suggested Approach**

- ☐ Try both demo and simulation
- Start from the FSM diagram
- Separation of the combinatorial logic with sequential logic
- List all the functions need to be synchronized to/ driven by the clock
- Manage handshaking protocol between all units
- ☐ Use the testbench efficiently
  - You can customize it for your testing.
- ☐ Get rid of all the latches we are encountered while synthesizing the code.

Odd group number: unsigned implementation

Even group number: signed implementation




#### Week 16 - 17

- Start with UART demo
  - Understand the counters used in both Tx and Rx
  - Watch video explanation about TX/RX implementation
- Understand the whole system
  - Read lab note for the system requirements
  - Analysis simulation results based on the provided codes
  - Watch the two-phase signaling protocol
- Work on FSM charts
  - Feedback on charts will be provided on week 18-19 (Group
     A) and week 20-21 (Group B) per group
  - Team meeting with all team members (required full attendance)



## Peak Detector – Work Plan (cont.)

- □ Task 1: Command Processing and Data Processing modules should work independently and satisfy specifications according to a software testbench
- □ Task 2: Integrate Cmd Proc and Data Proc to realise the full working design and validate by full system simulation and FPGA implementation



Week 16 – 20 (4 Weeks): Complete design of data processor and command processor. Prepare drafts for your individual chapter.

Week 21- 22: Integration and testing individual components

Week 23: System integration, simulation and report



## **Deadline and Marking**

| Assignment 2: Design of a Peak Detector | Final<br>Design | Group<br>Assignment | Submit code and group report | 13:00<br>Thursday<br>28 April | 65% |
|---|-----------------|---------------------|------------------------------|-------------------------------|-----|
|---|-----------------|---------------------|------------------------------|-------------------------------|-----|

Assignment 2: (In total: 65%) Including below sections:

- ☐ Report: 20% for all members
- Peer assessment: 5%
- Code:
  - Individual marking of Data processing and Command processing (30%), Team A and B get individual marks
  - Data processing and Command processing integration marking (10%) for all members



#### **Submission Package**

- □ VHDL code for the whole system (40%)
  - Data Processor
  - Command Processor
  - Any developed modules
- ☐ Team report (20%)
- □ Peer Assessment (5%), to be included in your team report
  - the overall best: 5, average: 3. A 5-member group will share the total 15 marks.

| Group Member                | 1                   | 2 | 3 | 4  | 5 |        |
|-----------------------------|---------------------|---|---|----|---|--------|
| Name                        |                     |   |   |    |   |        |
| Username (e.g. ab12345)     |                     |   |   |    |   |        |
| Leadership                  | 5                   | 1 | 2 | 3  | 2 |        |
| Team Engagement             | 2                   | 4 | 2 | 3  | 2 |        |
| Carrying out technical work | 3                   | 0 | 2 | 3  | 2 |        |
| Contributing to the report  | 2                   | 3 | 2 | 3  | 2 |        |
| Total / member              | 12                  | 8 | 8 | 12 | 8 | of     |
| 18 EENG28010                | Course Introduction |   |   |    |   | A STOI |

#### **Report Contents**

- Around 10-15 pages
- ☐ Chapter 1: Description of the group composition and task division between group members.
  - Each student needs to summarize their contributions.
- □ Chapter 2: Design and simulation of Data Processing module including a block-level sketch of the main logic components and a state diagram (FSM or ASM) (Sub Team A)
- □ Chapter 3: Design and Simulation of Command Processing module including a block-level sketch of the main logic components and a state diagram (FSM or ASM) (Sub Team B)
- □ Chapter 4: Description of the system integration and test of your final implementation on FPGA.
  - Readable screenshots with description should be provided to demonstrate the required functions.
- Peer Assessment form



#### **FPGA Collection and Return**

- One FPGA per group
  - Further notice for the collection date
- □ Return deadline: May 5th, 2023
  - Return to MVB 4.23
  - Part of the assessment



#### **Group Work**

#### ☐ Sharing Work

- Two teams in each group for cmd and data procs
- Within each team, have tasks defined along structural lines
- Don't...
  - Allocate one person for simulation and one for synthesis
  - Allocate one person for debugging only or writing TBs
  - Have one person loosely associated with both teams for e.g., trouble-shooting
  - Above are all excuses for not doing fair share
  - Change roles and responsibilities of a group member without consultation within group



#### **Group Work**

- Planning
  - Do...
    - Have a project plan with timelines, milestones and regular meetings
    - Have a record of who does what and minutes of group meetings
    - These can be fed into the report
    - Use official e-mail and agree on platform for information exchange



## **Disengaged students**


- Difficulties with group members
  - Try to resolve through a conversation
  - If it doesn't work, talk to Shuangyi or Faezeh.
  - Don't...
    - Ignore issues until last moment
- Extra meeting will be setup with one academic to resolve this
- ☐ Zero mark for the totally disengaged student
  - Decision will be done in the meeting
- Not accept the omitting of membership in the reports and submission without notice

#### **Outline**

- ☐ Assignment 2
- Writing Synthesisable Code
  - Generating hardware from code constructs
  - Type conversion
  - Avoiding unwanted latches




#### **FPGA Structure**





## Configurable logic block






## Basic architecture of sequential logics


#### Three blocks:

- State register: a collection of D FFs controlled by the same clock signal
- Next-state logic: Combinational logic determine new value of the registers
- Output logic: combinational logic to generate output signals





#### **Mealy and Moore Machines**



- Most straightforward way to synthesize a state machine
  - next state (combinational)
  - output (combinational)
  - memory (sequential)
- use a process for each function



#### Modelling a Mealy Machine

```
entity pattern_recog is
port ( X : in bit;
    CLK : in bit;
    RESET : in bit;
    Y : out bit );
end;
```

#### **Next-state logic**

```
combi nextState: process(CURRENT STATE, X)
 begin
  case CURRENT STATE is
   when S0 =>
                     if X='0' then
               NEXT STATE <= S1;
                     else
               NEXT STATE <= S0:
                     end if:
   when S1 =>
                     if X='0' then
               NEXT STATE <= ?;
                     else
   when Sn =>
                     if X='0' then
               NEXT STATE <= ?;
                     else
               NEXT STATE <= ?;
                     end if;
  end case;
 end process; -- combi_nextState
```

## **Unsigned and Signed Types**

Source: ref [3]

☐ Used to represent numeric values:

```
\begin{array}{ccc} \underline{TYPE} & \underline{Value} & \underline{Interpretation} \\ unsigned & 0 to 2^N - 1 \\ signed & -2^{(N-1)} to 2^{(N-1)} - 1 & 2's Complement \end{array}
```

■ Usage similar to std\_logic\_vector:

```
signal A : unsigned (3 down to 0);
signal B : signed (3 downto 0);
signal C : std_logic_vector (3 downto 0);
....

A <= "1111"; -- decimal 15
B <= "1111"; -- decimal -1
C <= "1111"; -- decimal 15 if using std_logic_unsigned
-- (Synopsys library which extends std_logic_arith)
```

#### **Synthesis Support for Numeric Operations**

Source: ref [3]

- Generally, if the numeric\_bit and numeric\_std packages are supported, the operators within them are supported
- □ Arithmetic operators "abs", "+", "-", "\*", "/", "rem", "mod"
- ☐ Comparison operators ">", "<", "<=", ">=", "=", "/="
- □ Shift functions: "shift\_left", "shift\_right", "rotate\_left", "rotate\_right", "resize"
  - Use these library defined functions rather than the built-in VHDL constructs "sla", "sra", "sll" etc for shifting and concatenation
- □ Conversion functions: "to\_integer", "to\_unsigned", "to\_signed"
- □ use ieee.numeric std.all;



## **Avoid using latches**

- Latches are generally "a bad thing" unless you really know what you are doing.
- ☐ In synthesis, latches are not an error they will be reported as either information or warning
- □ In mapping and place and route, you will not get any warnings - the mapping and place and route tools just do what the synthesis tool tells them to do!
- But you can often spot latches in the place and route summary, either as elements containing strings such as LD or DL; or explicitly listed as latches.



## **Avoiding Latches**

- Where do these evil latches come from?
  - You directly instantiated them or inferred them in your code on purpose
    - Valid technique for meeting timing requirements in aggressive designs (e.g., borrowing time from the next cycle)
    - DO NOT PRACTICE IN THIS UNIT!
  - You inferred them in your code by accident
    - In processes modelling combinational logic, all the signals on Right hand side (RHS) of assignment must appear in sensitivity list.
    - In processes modelling combinational logic, you have incompletely specified if-else or case statements, or read before assigning.
    - In processes modeling sequential logic, you have more than a single clock and asynchronous control in the sensitivity list.



## Inferring a Latch

```
ENTITY what IS
PORT (clk, d: IN std_logic;
  q: out std_logic);
END what;
ARCHITECTURE behav OF what IS
BEGIN
  PROCESS(clk, d)
  BFGIN
    IF clk = 1' THEN
       q \ll d;
    END IF;
  END PROCESS;
END behav;
```

- □ VHDL semantics require that q retains its value over the entire simulation run
- Not assigned in each branch
- Latch inferred as assignment is under the control of a levelsensitive condition

Do not use latches!



## Mistakenly Inferring Latches with CASE

Latch Creation via Incomplete Assignment in Conditional Assignment:

■ Not assigning all conditional expressions in a CASE structure

```
library IEEE;
use IEEE.std_logic_1164.all;

ENTITY mux3_seq is
   PORT(a : IN std_logic;
        b : IN std_logic;
        c : IN std_logic;
        sel : IN std_logic_vector(1 DOWNTO 0);
        y : OUT std_logic);

END mux3_seq;
```

```
ARCHITECTURE behavior OF mux3_seq IS

BEGIN

comb : PROCESS(a,b,c,sel)

BEGIN

CASE sel IS

WHEN "00" => y <= a;

WHEN "01" => y <= b;


WHEN "10" => y <= c;

WHEN OTHERS => --empty

END CASE;

END PROCESS comb;


END behavior;
```



## **Avoiding Unwanted Latches**

□ Assigning values of "don't care" ('-') in these cases can avoid unwanted latch inference

```
library IEEE;
use IEEE.std logic 1164.all;
ENTITY mux3 is
  PORT(a : IN std logic;
      b : IN std logic;
      c : IN std logic;
      sel : IN std logic vector(1 DOWNTO 0);
           : OUT std logic);
END mux3;
ARCHITECTURE behavior OF mux3 IS
  BEGIN
   comb : PROCESS(a,b,c,sel)
      BEGIN
        CASE sel IS
         WHEN "00" => y <= a;
         WHEN "01" => y <= b;
         WHEN "10" => y <= c;
          WHEN OTHERS => y <= '-';
        END CASE:
    END PROCESS comb:
END behavior:
```




Latches are generated mostly by combinational logic!

Be careful when you are writing combinational code!



## Wrong Implementation of a Counter

```
ENTITY incr IS
PORT (en: IN std_logic;
   z: out unsigned(0 to 1));
END incr;
ARCHITECTURE behav OF incr IS
BEGIN
   PROCESS(en)
      VARIABLE count: unsigned(0 to 1);
   BEGIN
      IF en = '1' THEN
         count := count +1;
      END IF;
      z <= count;
   END PROCESS;
END behav;
```




Do not use latches!



#### **Correct Implementation of a Counter**

```
ENTITY incr IS
PORT (en: IN std_logic;
   z: out unsigned(0 to 1));
END incr;
ARCHITECTURE behav OF incr IS
BEGIN
   PROCESS(clk)
      VARIABLE count: unsigned(0 to 1);
   BEGIN
      IF rising_edge(clk) THEN
         IF en = '1' THEN
            count := count +1;
         END IF;
      END IF;
      z <= count;
   END PROCESS;
END behav;
```






#### **Edge Sensitive D Flip-Flop**

- Assignment on rising or falling edge of control signal (Clock)
  - rising\_edge() and falling\_edge() functions can be used to specify clock edge
- Memory inferred because "q" is not assigned for all cases

```
library IEEE;
use IEEE.std logic 1164.all;
ENTITY d ff is
  PORT (d : IN std logic;
       clk: IN std logic;
       q : OUT std logic;
       qn : OUT std logic);
END d ff;
ARCHITECTURE behavior OF d ff IS
  BEGIN
    seq : PROCESS(clk)
      BEGIN
        IF (rising edge(clk)) THEN
          q \ll d;
        END IF;
    END PROCESS seq;
    qn <= not q;
END behavior;
```





#### **Edge Sensitive D Flip-Flop with Synchronous Reset**

- ☐ Synchronous reset, so only clk in sensitivity list
- Memory inferred because "q" is not assigned for all cases

```
library IEEE;
use IEEE.std logic 1164.all;
                                                          FDC
ENTITY d ff is
 PORT(d : IN std logic;
      clk : IN std logic;
      q : OUT std logic);
END d ff;
                                                     D
ARCHITECTURE behav OF FlipFlop IS
BEGIN
   PROCESS (clk)
   BEGIN
       IF clk'event AND clk= '1' THEN
          IF reset = '0' THEN
               q <= '0';
          ELSE
               q <= d;
                                                              CLR
          END IF;
       END IF;
   END PROCESS;
END behav:
```

#### **Edge Sensitive D Flip-Flop with Asynchronous Reset**

- □ The only signals in the process sensitivity list other than CLOCK should be asynchronous signals
- Memory inferred because "d" is not assigned for all cases

```
library IEEE;
use IEEE.std logic 1164.all;
                                                         FDC
ENTITY d ff is
 PORT(d : IN std logic;
      clk: IN std logic;
      q : OUT std logic);
END d ff;
                                                    D
ARCHITECTURE behav OF FlipFlop IS
BEGIN
   PROCESS(clk, reset)
   BEGIN
       IF reset = '0' THEN
          g <= '0';
       ELSIF clk'event AND clk= '1' THEN
          q <= d;
                                                             CLR
       END IF;
   END PROCESS;
END behav;
```



## **A Few Coding Tips**

#### Modularity

- Write one module per file and name the file the same as the module.
- Break larger designs into modules on meaningful boundaries.
- Always use formal port mapping of sub-modules (named instantiation)
- Be careful to create correct sensitivity lists.
- □ Is your code for synthesis or simulation only?
  - VHDL provides many ways of doing the same thing
  - Some modules such as test benches, are never intended to be synthesized into actual hardware –in these types of modules, feel free to use the full monster that is VHDL



## **Synthesis Considerations**

- □ For modules you intend on synthesizing, you should apply a coding style to realize:
  - Efficiency
  - Predictability
  - Synthesizability
- ☐ Efficiency is important, for both performance and cost concerns
  - Use multiplication, division, and modulus operators sparingly
  - Use vectors / arrays to create "memories" only if you are sure the synthesis tool does it properly
  - CASE may be better than large IF-ELSE trees
  - Keep your mind focused on what hardware you are implying by your description



## Synthesis Considerations (cont.)

- Predictability is important
  - Predictability of what hardware may be created by what you describe
  - Predictability of hardware behavior
    - Hardware behavior will match your description.
    - No dependency on event ordering in code.
  - Use supplied templates!
- □ Realize that synthesis is automated mapping of your functionality based on various algorithms
  - Invariably limited capability
  - Garbage in, garbage (or errors) out
- □ Carefully read synthesis warnings and errors to identify problems you may be unaware of



#### Questions?

