











TPS65910, TPS65910A, TPS65910A3, TPS659101 TPS659102, TPS659103, TPS659104, TPS659105 TPS659106, TPS659107, TPS659108, TPS659109

SWCS046U - MARCH 2010 - REVISED OCTOBER 2014

# TPS65910x Integrated Power-Management Unit Top Specification

#### 1 Device Overview

#### 1.1 Features

- · Embedded Power Controller
- Two Efficient Step-Down DC-DC Converters for Processor Cores
- One Efficient Step-Down DC-DC Converter for I/O Power
- One Efficient Step-Up 5-V DC-DC Converter
- SmartReflex<sup>™</sup> Compliant Dynamic Voltage Management for Processor Cores
- 8 LDO Voltage Regulators and One Real-Time Clock (RTC) LDO (Internal Purpose)
- One High-Speed I<sup>2</sup>C Interface for General-Purpose Control Commands (CTL-I<sup>2</sup>C)
- One High-Speed I<sup>2</sup>C Interface for SmartReflex Class 3 Control and Command (SR-I<sup>2</sup>C)

- Two Enable Signals Multiplexed with SR-I<sup>2</sup>C, Configurable to Control any Supply State and Processor Cores Supply Voltage
- Thermal Shutdown Protection and Hot-Die Detection
- An RTC Resource With:
  - Oscillator for 32.768-kHz Crystal or 32-kHz Built-in RC Oscillator
  - Date, Time, and Calendar
  - Alarm Capability
- One Configurable GPIO
- DC-DC Switching Synchronization Through Internal or External 3-MHz Clock

#### 1.2 Applications

Portable and Handheld Systems

Industrial Systems

#### 1.3 Description

The TPS65910 device is an integrated power-management IC available in 48-QFN package and dedicated to applications powered by one Li-lon or Li-lon polymer battery cell or 3-series Ni-MH cells, or by a 5-V input; it requires multiple power rails. The device provides three step-down converters, one step-up converter, and eight LDOs and is designed to support the specific power requirements of OMAP-based applications.

Two of the step-down converters provide power for dual processor cores and are controllable by a dedicated class-3 SmartReflex interface for optimum power savings. The third converter provides power for the I/Os and memory in the system.

The device includes eight general-purpose LDOs providing a wide range of voltage and current capabilities. The LDOs are fully controllable by the I<sup>2</sup>C interface. The use of the LDOs is flexible; they are intended to be used as follows: Two LDOs are designated to power the PLL and video DAC supply rails on the OMAP-based processors, four general-purpose auxiliary LDOs are available to provide power to other devices in the system, and two LDOs are provided to power DDR memory supplies in applications requiring these memories.

In addition to the power resources, the device contains an embedded power controller (EPC) to manage the power sequencing requirements of the OMAP systems and an RTC.

Table 1-1. Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PIN)	BODY SIZE		
TPS65910	PVQFN (48)	6.00 mm × 6.00 mm		

(1) For more information, see Section 8, Mechanical Packaging and Orderable Information.



#### 1.4 Functional Block Diagram

Figure 1-1 shows the top-level diagram of the device.




Figure 1-1. 48-QFN Top-Level Diagram



# **Table of Contents**

1	Devi	ce Overview	. <u>1</u>		5.20	VAUX1 and VAUX2 LDO	3
	1.1	Features	. <u>1</u>		5.21	VDAC and VPLL LDO	3
	1.2	Applications	. <u>1</u>		5.22	Timing and Switching Characteristics	3
	1.3	Description	. <u>1</u>	6	Deta	illed Description	4
	1.4	Functional Block Diagram	. 2		6.1	Power Reference	4
2	Revi	sion History	<u>4</u>		6.2	Power Sources	4
3	Devi	ce Comparison	<u>6</u>		6.3	Embedded Power Controller	4
4	Tern	ninal Configuration and Functions	<u> 7</u>		6.4	32-kHz RTC Clock	5
	4.1	Signal Descriptions	<u>8</u>		6.5	RTC	5
5	Spec	cifications	<u>10</u>		6.6	Backup Battery Management	5
	5.1	Absolute Maximum Ratings	<u>10</u>		6.7	Backup Registers	5
	5.2	Handling Ratings	<u>10</u>		6.8	I <sup>2</sup> C Interface	56
	5.3	Recommended Operating Conditions	<u>11</u>		6.9	Thermal Monitoring and Shutdown	5
	5.4	Thermal Resistance Characteristics for RSL			6.10	Interrupts	5
		Package			6.11	Package Description	5
	5.5	I/O Pullup and Pulldown Characteristics			6.12	Functional Registers	58
	5.6	Digital I/O Voltage Electrical Characteristics		7	Devi	ce and Documentation Support	9
	5.7	I <sup>2</sup> C Interface and Control Signals			7.1	Device Support	9
	5.8	Power Consumption	_		7.2	Documentation Support	9(
	5.9	Power References and Thresholds	<u>17</u>		7.3	Related Links	9(
	5.10	Thermal Monitoring and Shutdown	<u>18</u>		7.4	Community Resources	9
	5.11	32-kHz RTC Clock	<u>18</u>		7.5	Trademarks	9
	5.12	Backup Battery Charger	<u>19</u>		7.6	Electrostatic Discharge Caution	9
	5.13	VRTC LDO	<u>19</u>		7.7	Export Control Notice	9
	5.14	VIO SMPS	<u>20</u>		7.8	Glossary	9
	5.15	VDD1 SMPS			7.9	Additional Acronyms	98
	5.16	VDD2 SMPS		8	Mech	hanical Packaging and Orderable	
	5.17	VDD3 SMPS				rmation	9
	5.18	VDIG1 and VDIG2 LDO	<u>27</u>		8.1	Packaging Information	99
	5.19	VAUX33 and VMMC LDO	29				




# 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

VERSION	DATE	NOTES
*	03/2010	See (1)
A	05/2010	See (2)
В	06/2010	See (3)
С	06/2010	See (4)
D	11/2010	See (5)
E	01/2011	See (6)
F	01/2011	See (7)
G	05/2011	See (8)
Н	06/2011	See (9)
I	07/2011	See <sup>(10)</sup>
J	10/2011	See <sup>(11)</sup>
К	10/2011	See <sup>(12)</sup>
L	01/2012	See <sup>(13)</sup>
M	03/2012	See <sup>(14)</sup>
N	04/2012	See <sup>(15)</sup>
0	06/2012	See <sup>(16)</sup>
Р	09/2012	See <sup>(17)</sup>
Q	09/2012	See <sup>(18)</sup>
R	02/2013	See <sup>(19)</sup>
S	08/2013	See (20)

- (1) Initial release
- (2) SWCS046A: Updated register tables VMMC\_REG and VDAC\_REG. Added register table VPLL\_REG
- (3) SWCS046B: Updated Absolute Maximum Ratings, Recommended Operating Conditions, I/O Pullup and Pulldown Characteristics, Digital I/Os Voltage Electrical Characteristics, Power Consumption, Power References and Thresholds, Thermal Monitoring and Shutdown, 32-kHz RTC Clock, VRTC LDO, VIO SMPS, VDD1 SMPS, VDD2 SMPS, VDD3 SMPS, Switch-On/-Off Sequences and Timing
- (4) SWCŠ046C: Associate parts; no change.
- (5) SWCS046D: Updated Recommended Operating Conditions Backup Battery, I/O Pullup and Pulldown Characteristics, Backup Battery Charger. Update Rated output current, PMOS current limit (High-Side), NMOS current limit (Low-Side), and Conversion Efficiency for VIO SMPS, VDD1/VDD2/VDD3 SMPS and VDIG1/VDIG2 LDO. Update Input Voltage for VIO/VDD1/VDD2 SMPS. Update DC and Transient Load and Line Regulation and Internal Resistance for VDIG1/VDIG2 LDO, VAUX33/VMMC LDO, VAUX1,VAUX2, LDO, and VDAC/VPLL LDO. Update DC Load Regulation for VAUX3/VMMC/VDAC. Update Power Control Timing. Add Device SLEEP State Control. Add SMPS Switching Synchronization. Update VIO\_REG, VDD1\_REG, and VDD2\_REG.
- (6) SWCS046E: Manually added Thermal Pad Mechanical Data.
- (7) SWCS046F: UpdatedTable 3-1, SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS.
- (8) SWCS046G: Updated Section 6.11, Section 5.3, Section 5.6, and Section 6.3.3.6.
- (9) SWCS046H: Updated Table 6-29, PUADEN\_REG, Table 6-61, RESERVED, and Table 6-62, RESERVED.
- (10) SWCS046I: Updated DC Output voltage V<sub>OUT</sub> in Section 5.20.
- (11) SWCS046J: UpdatedTable 3-1, SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS.
- (12) SWCS046K: UpdateTable 3-1, SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS Add AM335x.
- (13) SWCS046L: Updated Table 3-1, SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS Add AM335x with DDR2 and AM335x with DDR3.
- (14) SWCS046M: Updated Section 6.3.1, Update Device Sleep enable conditions control information.
- (15) SWCS046N:
  - Section 5.14 Updated PMOS current limit (high side) conditions
  - Table 6-63 Updated INT\_STS\_REG register VMBHI\_IT description
  - Updated Input voltage: Section 5.18
- (16) SWCS046O: Updated Table 5-5, Power Control Timing Characteristics
  - Replace unit of µs for t<sub>dbPWRONF</sub> by ms
- (17) SWCS046P: Updated Table 3-1, SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS -
  - Add AM335x with DDR3 TPS65910A31A1RSL
  - Add Rockchip RK30xx
- (18) SWCS046Q: Updated Table 3-1, SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS -
  - Refer to SWCU093 document: Updated document reference from TBD to SWCU093
- (19) SWCS046R: Updated Section 5.13, VRTC LDO Changed Input Voltage Back-up mode Max from 3V to 5.5V.
- (20) SWCS046S: Updated Section 5.20, VAUX1 AND VAUX2 LDO Changed VAUX2 Rated Output Current I<sub>OUTmax</sub> On mode from 150 mA to 300 mA





www.ti.com

VERSION	DATE	NOTES
Т	09/2013	See <sup>(21)</sup>
U	10/2014	See (22)

#### (21) SWCS046T: Updated

- Table 6-23, RTC\_Reset\_Status\_Reg, Changed Reserved bits to 7:1 and changed RESET\_STATUS's reset value to 0x0.

- Table 6-34,  $VDD1\_OP\_REG$ , Changed SEL Vout to Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G. Table 6-35,  $VDD1\_SR\_REG$ , Changed SEL Vout to Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G. Table 6-37,  $VDD2\_OP\_REG$ , Changed SEL Vout to Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G. Table 6-38,  $VDD2\_SR\_REG$ , Changed SEL Vout to Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G.

# (22) SWCS046U: Updated data sheet to latest TI standards

- Updated Section 1.2, Applications
- Added Table 1-1, Device Information
- Moved Section 4, Terminal Configuration and Functions
- Moved appropriate data to Section 5.2
- Added Section 5.4, Thermal Resistance Characteristics for RSL Package



# 3 Device Comparison

Table 3-1. Supported Processors and Corresponding Part Numbers

Compatible Processor <sup>(1)</sup>	Part Number <sup>(1)</sup>
TI processor - AM335x with DDR2	TPS65910AA1RSL
TI processor - AM335x with DDR3	TPS65910A3A1RSL
TI processor - AM335x with DDR3 <sup>(2)</sup>	TPS65910A31A1RSL
TI processors - AM1705/07, AM1806/08, AM3505/17, AM3703/15, DM3730/25, OMAP-L137/38, OMAP3503/15/25/30, TMS320C6742/6/8	TPS65910A1RSL
Samsung - S5PV210, S5PC110	TPS659101A1RSL
Rockchip - RK29xx, RK30xx	TPS659102A1RSL
Samsung - S5PC100	TPS659103A1RSL
Samsung - S5P6440	TPS659104A1RSL
TI processors - DM643x, DM644x	TPS659105A1RSL
Reserved	TPS659106A1RSL
Freescale - i.MX27, Freescale - i.MX35	TPS659107A1RSL
Freescale - i.MX508	TPS659108A1RSL
Freescale - i.MX51	TPS659109A1RSL

<sup>(1)</sup> The RSL package is available in tape and reel. See for details for corresponding part numbers, quantities and ordering information.

<sup>(2)</sup> Refer to SWCU093, TPS65910Ax User's Guide For AM335x Processors



# 4 Terminal Configuration and Functions

Figure 4-1 shows the pin assignments.




Figure 4-1. 48-QFN Top-View Pin Assignment



# 4.1 Signal Descriptions

**Table 4-1. Signal Descriptions** 

NAME QFN VDDIO  SDA_SDI  SCL_SCK  SDASR_EN2  SCLSR_EN1  SLEEP  GPIO_CKSYNC  PWRHOLD  PWRON  NRESPWRON  INT1  BOOTO	VDDIO/DGND  VDDIO/DGND  VDDIO/DGND  VDDIO/DGND  VDDIO/DGND  VDDIO/DGND  VDDIO/DGND	Power Digital Digital Digital	1/0	DESCRIPTION  Digital I/Os supply  I <sup>2</sup> C bidirectional data signal/serial peripheral interface data input (multiplexed)  I <sup>2</sup> C bidirectional clock signal/serial peripheral interface Clock Input (multiplexed)	PU/PD No External PU External PU
SDA_SDI  SCL_SCK  SDASR_EN2  SCLSR_EN1  SLEEP  GPIO_CKSYNC  PWRHOLD  PWRON  NRESPWRON  INT1	VDDIO/DGND  VDDIO/DGND  VDDIO/DGND	Digital  Digital  Digital	I/O	I <sup>2</sup> C bidirectional data signal/serial peripheral interface data input (multiplexed)  I <sup>2</sup> C bidirectional clock signal/serial peripheral interface Clock Input (multiplexed)	External PU
SCL_SCK  SDASR_EN2  SCLSR_EN1  SLEEP  GPIO_CKSYNC  PWRHOLD  PWRON  NRESPWRON  INT1	VDDIO/DGND  VDDIO/DGND  VDDIO/DGND	Digital Digital	I/O	peripheral interface data input (multiplexed)  I <sup>2</sup> C bidirectional clock signal/serial peripheral interface Clock Input (multiplexed)	
SDASR_EN2  SCLSR_EN1  SLEEP  GPIO_CKSYNC  PWRHOLD  PWRON  NRESPWRON  INT1	VDDIO/DGND  VDDIO/DGND	Digital		peripheral interface Clock Input (multiplexed)	External PU
SCLSR_EN1  SLEEP  GPIO_CKSYNC  PWRHOLD  PWRON  NRESPWRON  INT1	VDDIO/DGND		I/O		
SLEEP  GPIO_CKSYNC  PWRHOLD  PWRON  NRESPWRON  INT1		<b>5</b>		I <sup>2</sup> C SmartReflex bidirectional data signal/enable of supplies (multiplexed)	External PU
GPIO_CKSYNC  PWRHOLD  PWRON  NRESPWRON  INT1	VDDIO/DGND	Digital	I/O	I <sup>2</sup> C SmartReflex bidirectional clock signal/enable of supplies (multiplexed)	External PU
PWRHOLD PWRON NRESPWRON INT1		Digital	I	Active-sleep state transition control signal	Programmable PD (default active)
PWRON NRESPWRON INT1	VDDIO/DGND	Digital	I/O	Configurable general-purpose I/O or DC-DCs synchronization clock input signal	Programmable PD (default active)
NRESPWRON INT1	VRTC/DGND	Digital	I	Switch-on/-off control signal	Programmable PD (default active)
INT1	VBAT/DGND	Digital	I	External switch-on control (ON button)	Programmable PU (default active)
	VDDIO/DGND	Digital	0	Power off reset	PD active during device OFF state
воото	VDDIO/DGND	Digital	0	Interrupt flag	No
	VRTC/DGND	Digital	I	Power-up sequence selection	Programmable PD (default active)
BOOT1	VRTC/DGND	Digital	I	Power-up sequence selection	Programmable PD (default active)
CLK32KOUT	VDDIO/DGND	Digital	0	32-kHz clock output	PD disable in ACTIVE or SLEEP state
OSC32KIN	VRTC/REFGND	Analog	I	32-kHz crystal oscillator	No
OSC32KOUT	VRTC/REFGND	Analog	I	32-kHz crystal oscillator	No
VREF	VCC7/REFGND	Analog	0	Bandgap voltage	No
REFGND	REFGND	Analog	I/O	Reference ground	No
TESTV	VCC7/AGND	Analog	0	Analog test output (DFT)	No
VBACKUP	VBACKUP/AGND	Power	I	Backup battery input (short to VCC5 if not used)	No
VCC1	VCC1/GND1	Power	Ţ	VDD1 DC-DC power input	No
GND1	VCC1/GND1	Power	I/O	VDD1 DC-DC power ground	No
SW1	VCC1/GND1	Power	0	VDD1 DC-DC switched output	No
VFB1	VCC7/AGND	Analog	ı	VDD1 feedback voltage	PD
VCC2	VCC2/GND2	Power	1	VDD2 DC-DC power input	No
GND2	VCC2/GND2	Power	I/O	VDD2 DC-DC power ground	No
SW2	VCC2/GND2	Power	0	VDD2 DC-DC switched output	No
VFB2	VCC4/AGND2	Analog	- 1	VDD2 DC-DC feedback voltage	PD
VCCIO	VCCIO/GNDIO	Power	I	VIO DC-DC power input	No
GNDIO	VCCIO/GNDIO	Power	I/O	VIO DC-DC power ground	No
SWIO	VCCIO/GNDIO	Power	0	VIO DC-DC switched output	No
VFBIO	VCC7/AGND			•	
VCC3		Analog	ı	VIO feedback voltage	PD
VMMC	VCC3/AGND2	Analog Power	I	VIO feedback voltage  VMMC VAUX33 power input	PD No



# **Table 4-1. Signal Descriptions (continued)**

NAME	QFN PIN	SUPPLIES	TYPE	I/O	DESCRIPTION	PU/PD
VAUX33		VCC3/REFGND	Power	0	LDO regulator output, VDD3 internal regulated supply	PD
VCC4		VCC4/AGND2	Power	I	VAUX1, VAUX2 power input	No
VAUX1		VCC4/REFGND	Power	0	LDO regulator output	PD
VAUX2		VCC4/REFGND	Power	0	LDO regulator output	PD
VCC5		VCC5/AGND	Power	I	VDAC, VPLL power input	No
VDAC		VCC5/REFGND	Power	0	LDO regulator output	PD
VPLL		VCC5/REFGND	Power	0	LDO regulator output	PD
VRTC		VCC7/REFGND	Power	0	LDO regulator output	PD
VCC6		VCC6/AGND2	Power	I	VDIG1, VDIG2 power input	No
VDIG1		VCC6/REFGND	Power	0	LDO regulator output	No
VDIG2		VCC6/REFGND	Power	0	LDO regulator output	No
VCC7		VCC7/REFGND	Power	I	VRTC power input, VDD3 internal and analog references supply	No
VFB3		VCC7/AGND	Analog	I	VDD3 feedback voltage	No
SW3		VCC7/GND3	Power	0	VDD3 DC-DC switched output	No
GND3	Power PAD	AGND	Power	I/O	VDD3 DC-DC power ground	No
AGND	Power PAD	AGND	Power	I/O	Analog ground	No
AGND2	Power PAD	AGND	Power	I/O	Analog ground	No
DGND	Power PAD	DGND	Power	I/O	Digital ground	No



# 5 Specifications

# 5.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Voltage range on pins/balls VCC1, VCC2, VCCIO, VCC3, VCC4, VCC5, VCC6, VCC7	-0.3	7	V
Voltage range on pins/balls VDDIO	-0.3	3.6	V
Voltage range on pins/balls OSC32KIN, OSC32KOUT, BOOT1, BOOT0	-0.3	VRTC <sub>MAX</sub> + 0.3	V
Voltage range on pins/balls SDA_SDI, SCL_SCK, SDASR_EN2, SCLSR_EN1, SLEEP, INT1, CLK32KOUT, NRESPWRON	-0.3	VDDIO <sub>MAX</sub> + 0.3	V
Voltage range on pins/balls PWRON	-0.3	7	V
Voltage range on pins/balls PWRHOLD <sup>(3)</sup> GPIO_CKSYNC <sup>(4)</sup>	-0.3	7	V
Peak output current on all other terminals than power resources	-5	5	mA

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 5.2 Handling Ratings

				MIN	MAX	UNIT
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature range		-45	150	°C	
V <sub>ESD</sub>	Electrostatic discharge (ESD)	Human Body Model (HBM), per ANSI/ESDA/JEDEC JS001 (1)		-2	2	kV
		Charged Device Model (CDM), per JESD22-C101 (2)	All pins	-500	500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltage values are with respect to V<sub>SS</sub>, unless otherwise noted.

<sup>(3)</sup> I/O supplied from VDDIO but which can be driven from to a VBAT voltage level

<sup>(4)</sup> I/O supplied from VRTC but can be driven to a VBAT voltage level

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Note 1: VCC7 should be connected to the highest supply that is connected to the device VCCx pin. The exception is that VCC2 and VCC4 can be higher than VCC7.

Note 2: VCC2 and VCC4 must be connected together (to the same voltage).

Note 3: If VDD3 boost is used, VAUX33 must be set to 2.8 V or higher and enabled before VDD3.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V <sub>CC</sub> : Input voltage range on pins/balls VCC7	VCC1, VCC2, VCCIO, VCC3, VCC4, VCC5,	2.7	3.6	5.5	V
V <sub>CCP</sub> : Input voltage range on pins/ball	s VCC6	1.7	3.6	5.5	V
Input voltage range on pins/balls VDD	IO	1.65	1.8/3.3	3.45	V
Input voltage range on pins/balls PWF	RON	0	3.6	5.5	V
Input voltage range on pins/balls SDA SLEEP	_SDI, SCL_SCK, SDASR_EN2, SCLSR_EN1,	1.65	VDDIO	3.45	V
Input voltage range on pins/balls PWF	RHOLD, GPIO_CKSYNC	1.65	VDDIO	5.5	V
Input voltage range on balls BOOT1, I	BOOT0, OSC32KIN	1.65	VRTC	1.95	V
Operating free-air temperature, T <sub>A</sub>		-40	27	85	°C
Junction temperature, T <sub>J</sub>		-40	27	125	°C
Storage temperature range		-65	27	150	°C
Lead temperature (soldering, 10 s)			260		°C
	Power References				
VREF filtering capacitor C <sub>O(VREF)</sub>	Connected from VREF to REFGND		100		nF
	VDD1 SMPS				
Input capacitor C <sub>I(VCC1)</sub>	X5R or X7R dielectric		10		μF
Filter capacitor C <sub>O(VDD1)</sub>	X5R or X7R dielectric	4	10	12	μF
C <sub>O</sub> filter capacitor ESR	f = 3 MHz		10	300	mΩ
Inductor L <sub>O(VDD1)</sub>			2.2		μH
L <sub>O</sub> inductor dc resistor DCR <sub>L</sub>				125	mΩ
	VDD2 SMPS		1		
Input capacitor C <sub>I(VCC2)</sub>	X5R or X7R dielectric		10		μF
Filter capacitor C <sub>O(VDD2)</sub>	X5R or X7R dielectric	4	10	12	μF
C <sub>O</sub> filter capacitor ESR	f = 3 MHz		10	300	mΩ
Inductor L <sub>O(VDD2)</sub>			2.2		μH
L <sub>O</sub> inductor dc resistor DCR <sub>L</sub>				125	mΩ
	VIO SMPS				
Input capacitor C <sub>I(VIO)</sub>	X5R or X7R dielectric		10		μF
Filter capacitor C <sub>O(VIO)</sub>	X5R or X7R dielectric	4	10	12	μF
C <sub>O</sub> filter capacitor ESR	f = 3 MHz		10	300	mΩ
Inductor L <sub>O(VIO)</sub>			2.2		μH
L <sub>O</sub> inductor dc resistor DCR <sub>L</sub>				125	mΩ
	VDIG1 LDO				
Input capacitor C <sub>I(VCC6)</sub>	X5R or X7R dielectric		4.7		μF
Filtering capacitor C <sub>O(VDIG1)</sub>		0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0		500	mΩ
	VDIG2 LDO	1	1		<u>-</u>
Filtering capacitor C <sub>O(VDIG2)</sub>	1 - 1 - 2 - 2	0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0	<del></del>	500	mΩ
	VPLL LDO	1 -	1		
Input capacitor C <sub>I(VCC5)</sub>	X5R or X7R dielectric		4.7		μF
` ,		0.8	2.2	2.64	μF
Filtering capacitor C <sub>O(VPLL)</sub>				2.04	



### **Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

Note 1: VCC7 should be connected to the highest supply that is connected to the device VCCx pin. The exception is that VCC2 and VCC4 can be higher than VCC7.

Note 2: VCC2 and VCC4 must be connected together (to the same voltage).

Note 3: If VDD3 boost is used, VAUX33 must be set to 2.8 V or higher and enabled before VDD3.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	VDAC LDO				
Filtering capacitor C <sub>O(VDAC)</sub>		0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0		500	mΩ
	VMMC LDO				
Input capacitor $C_{I(VCC4)}$	X5R or X7R dielectric		4.7		μF
Filtering capacitor C <sub>O(VMMC)</sub>		0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0		500	mΩ
	VAUX33 LDO				
Filtering capacitor C <sub>O(VAUX33)</sub>		0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0		500	mΩ
	VAUX1 LDO				
Input capacitor $C_{I(VCC3)}$	X5R or X7R dielectric		4.7		μF
Filtering capacitor C <sub>O(VAUX1)</sub>		0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0		500	mΩ
	VAUX2 LDO	·	·		•
Filtering capacitor C <sub>O(VAUX2)</sub>		0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0		500	mΩ
	VRTC LDO				
Input capacitor C <sub>I(VCC7)</sub>	X5R or X7R dielectric		4.7		μF
Filtering capacitor C <sub>O(VRTC)</sub>		0.8	2.2	2.64	μF
C <sub>O</sub> filtering capacitor ESR		0		500	mΩ
	VDD3 SMPS				
Input capacitor C <sub>I(VDD3)</sub>	X5R or X7R dielectric		4.7		μF
Filter capacitor C <sub>O(VDD3)</sub>	X5R or X7R dielectric	4	10	12	μF
C <sub>O</sub> filter capacitor ESR	f = 1 MHz		10	300	mΩ
Inductor L <sub>O(VDD3)</sub>		2.8	4.7	6.6	μH
L <sub>O</sub> inductor DC resistor DCR <sub>L</sub>			50	500	mΩ
	Backup Battery				
Packup bottom, conscitor C	Battery or superCap supplying VBACKUP	5	10	2000	mF
Backup battery capacitor C <sub>BB</sub>	Capacitor supplying VBACKUP	1		40	μF
Social resistant	5 to 15 mF	10		1500	0
Series resistors	100 to 2000 mF	5		15	Ω
	I <sup>2</sup> C Interfaces			•	
SDA_SDI, SCL_SCK, SDASR_EN2, SCLSR_EN1 external pull-up resistor	Connected to VDDIO		1.2		kΩ
	Crystal Oscillator (connected from OSC32KIN	to OSC32KOL	JT)		•
Crystal frequency	at specified load cap value		32.768		kHz
Crystal tolerance	at 27°C	-20	0	20	ppm
Frequency Temperature coefficient.	Oscillator contribution (not including crystal variation)	-0.5		0.5	ppm/°C
Secondary temperature coefficient		-0.04	-0.035	-0.03	ppm/°C <sup>2</sup>
Voltage coefficient		-2		2	ppm/V
Max crystal series resistor	at fundamental frequency			90	kΩ



#### **Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

Note 1: VCC7 should be connected to the highest supply that is connected to the device VCCx pin. The exception is that VCC2 and VCC4 can be higher than VCC7.

Note 2: VCC2 and VCC4 must be connected together (to the same voltage).

Note 3: If VDD3 boost is used, VAUX33 must be set to 2.8 V or higher and enabled before VDD3.

•	•				
PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Crystal load capacitor	According to crystal data sheet	6		12.5	pF
Load crystal oscillator Coscin, Coscout	parallel mode including parasitic PCB capacitor	12		25	pF
Quality factor		8000		80000	

#### 5.4 Thermal Resistance Characteristics for RSL Package

NAME	DESCRIPTION	°C/W <sup>(1)</sup> (2)	AIR FLOW (m/s)(3)
$R\Theta_{JC}$	Junction-to-case (top)	16.4	0.00
$R\Theta_{JB}$	Junction-to-board	5.6	0.00
RΘ <sub>JA</sub> (High k PCB)	Junction-to-free air	37	0.00
Psi <sub>JT</sub>	Junction-to-package top	0.2	0.00
Psi <sub>JB</sub>	Junction-to-board	5.6	0.00
RΘ <sub>JC</sub>	Junction-to-case (bottom)	1.3	0.00

<sup>1) °</sup>C/W = degrees Celsius per watt.

<sup>2)</sup> These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘ<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

<sup>•</sup> JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)

JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

<sup>•</sup> JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

<sup>(3)</sup> m/s = meters per second.



# 5.5 I/O Pullup and Pulldown Characteristics<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SDA_SDI, SCL_SCK, SDASR_EN2, SCLSR_EN1 Programmable pullup (DFT, default inactive)	Grounded, VDDIO = 1.8 V	<b>-45</b> %	8	+45%	kΩ
SLEEP programmable pulldown (default active)	at 1.8 V, VRTC = 1.8 V	2	4.5	10	μΑ
PWRHOLD programmable pulldown (default	at 1.8 V, VRTC = 1.8 V, VCC7 = 2.7 V	2	4.5	10	
active)	at 5.5 V, VRTC = 1.8 V, VCC7 = 5.5 V	7	14	30	μA
BOOT0, BOOT1 programmable pulldown (default active)	at 1.8 V, VRTC = 1.8 V	2	4.5	10	μΑ
NRESPWRON pulldown	at 1.8 V, VCC7 = 5.5 V, OFF state	2	4.5	10	μΑ
32KCLKOUT pulldown (disabled in active-sleep state)	at 1.8 V, VRTC = 1.8 V, OFF state	2	4.5	10	μΑ
PWRON programmable pullup (default active)	Grounded, VCC7 = 5.5 V	-40	-31	-15	μΑ
GPIO_CKSYNC programmable pullup (default active)	Grounded, VRTC = 1.8 V	-27	-18	-9	μΑ

<sup>(1)</sup> The internal pullups on the CTL-I<sup>2</sup>C and SR-I<sup>2</sup>C balls are used for test purposes or when the SR-I<sup>2</sup>C interface is not used. Discrete pullups to the VIO supply must be mounted on the board in order to use the I<sup>2</sup>C interfaces. The internal I<sup>2</sup>C pullups must not be used for functional applications



# 5.6 Digital I/O Voltage Electrical Characteristics

PARAMETER		MIN	TYP	MAX	UNIT
	Related I/O: F	PWRON			
Low-level input voltage, V <sub>IL</sub>			0.3 x VCC7	V	
High-level input voltage, V <sub>IH</sub>		0.7 x VCC7			V
	Related I/Os: PWRHOLI	D, GPIO_CKSYNC			
Low-level input voltage, V <sub>IL</sub>				0.45	V
High-level input voltage, $V_{\rm IH}$		1.3	VDDIO/V CC7	VCC7	V
	Related I/Os: BOOT0, B	OOT1, OSC32KIN			
Low-level input voltage, V <sub>IL</sub>				0.35 x VRTC	V
High-level input voltage, V <sub>IH</sub>		0.65 x VRTC			V
	Related I/Os:	SLEEP			
Low-level input voltage, V <sub>IL</sub>				0.35 x VDDIO	V
High-level input voltage, V <sub>IH</sub>		0.65 x VDDIO			V
	Related I/Os: NRESPWROI	N, INT1, 32KCLKOUT			
Low-level output voltage, V <sub>OL</sub>	I <sub>OL</sub> = 100 μA			0.2	V
	I <sub>OL</sub> = 2 mA			0.45	V
High-level output voltage, V <sub>OH</sub>	$I_{OH} = 100  \mu A$	VDDIO – 0.2			V
	$I_{OH} = 2 \text{ mA}$	VDDIO - 0.45			V
	Related Open-Drain	n I/Os: GPIO0			
Low-level output voltage, V <sub>OL</sub>	I <sub>OL</sub> = 100 μA			0.2	V
	$I_{OL} = 2 \text{ mA}$			0.45	V
I <sup>2</sup> C-S	Specific Related I/Os: SCL, SD	A, SCLSR_EN1, SDAS	R_EN2		
Low-level input voltage, V <sub>IL</sub>		-0.5		0.3 x VDDIO	V
High-level input voltage, V <sub>IH</sub>		0.7 x VDDIO			V
Hysteresis	0.1 x VDDIO			V	
Low-level output voltage, V <sub>OL</sub> at 3 mA (si	nk current), VDDIO = 1.8 V			0.2 × VDDIO	V
Low-level output voltage, V <sub>OL</sub> at 3 mA (si	nk current), VDDIO = 3.3 V			0.4 x VDDIO	V



# 5.7 I<sup>2</sup>C Interface and Control Signals

NO.	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX
		INT1 rise and fall times, C <sub>L</sub> = 5 to 35 pF	5	10	ns
		NRESPWRON rise and fall times, C <sub>L</sub> = 5 to 35 pF	5	10	ns
	·	SLAVE HIGH-SPEED MODE			
		SCL/SCLSR_EN1 and SDA/SDASR_EN2 rise and fall time, $C_L = 10$ to 100 pF	10	80	ns
		Data rate		3.4	Mbps
13	t <sub>su(SDA-SCLH)</sub>	Setup time, SDA valid to SCL high	10		ns
14	t <sub>h(SCLL-SDA)</sub>	Hold time, SDA valid from SCL low	0	70	ns
17	t <sub>su(SCLH-SDAL)</sub>	Setup time, SCL high to SDA low	160		ns
18	t <sub>h(SDAL-SCLL)</sub>	Hold time, SCL low from SDA low	160		ns
19	t <sub>su(SDAH-SCLH)</sub>	Setup time, SDA high to SCL high	160		ns
		SLAVE FAST MODE			
		SCL/SCLSR_EN1 and SDA/SDASR_EN2 rise and fall time, $C_L$ = 10 to 400 pF	20 + 0.1 × C <sub>L</sub>	250	ns
		Data rate		400	Kbps
13	t <sub>su(SDA-SCLH)</sub>	Setup time, SDA valid to SCL high	100		ns
14	t <sub>h(SCLL-SDA)</sub>	Hold time, SDA valid from SCL low	0	0.9	μs
17	t <sub>su(SCLH-SDAL)</sub>	Setup time, SCL high to SDA low	0.6		μs
18	t <sub>h(SDAL-SCLL)</sub>	Hold time, SCL low from SDA low	0.6		μs
19	t <sub>su(SDAH-SCLH)</sub>	Setup time, SDA high to SCL high	0.6		μs
		SLAVE STANDARD MODE			
		SCL/SCLSR_EN1 and SDA/SDASR_EN2 rise and fall time, $C_L$ = 10 to 400 pF		250	ns
		Data rate		100	Kbps
13	t <sub>su(SDA-SCLH)</sub>	Setup time, SDA valid to SCL high			ns
14	t <sub>h(SCLL-SDA)</sub>	Hold time, SDA valid from SCL low	0		μs
17	t <sub>su(SCLH-SDAL)</sub>	Setup time, SCL high to SDA low	4.7		μs
18	t <sub>h(SDAL-SCLL)</sub>	Hold time, SCL low from SDA low	4		μs
19	t <sub>su(SDAH-SCLH)</sub>	Setup time, SDA high to SCL high	4		μs
		SWITCHING CHARACTERISTICS			
		SLAVE HIGH-SPEED MODE			
l1	t <sub>w(SCLL)</sub>	Pulse duration, SCL low	160		ns
12	t <sub>w(SCLH)</sub>	Pulse duration, SCL high	60		ns
		SLAVE FAST MODE			
<b>I</b> 1	t <sub>w(SCLL)</sub>	Pulse duration, SCL low	1.3		μs
12	t <sub>w(SCLH)</sub>	Pulse duration, SCL high	0.6		μs
		SLAVE STANDARD MODE			
l1	t <sub>w(SCLL)</sub>	Pulse duration, SCL low	4.7		μs
12	t <sub>w(SCLH)</sub>	Pulse duration, SCL high	4		μs



#### 5.8 Power Consumption

over operating free-air temperature range (unless otherwise noted)

All current consumption measurements are relative to the FULL chip, all VCC inputs set to VBAT voltage.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device BACKUP state	VBAT = 2.4 V, VBACKUP = 0 V,		11	16	
	VBAT = 0 V, VBACKUP = 3.2 V		6	9	μΑ
Device OFF state	VBAT = 3.6 V, CK32K clock running				
	BOOT[1:0] = 00: 32-kHz RC oscillator		16.5	23	
	BOOT[1:0] = 01: 32-kHz quartz or bypass oscillator, BOOT0P = 0		15	20	
	BOOT[1:0] = 01, Backup Battery Charger on, VBACKUP = 3.2 V		32	42	μΑ
	VBAT = 5 V, CK32K clock running:		20	28	
	BOOT[1:0] = 00: RC oscillator				
Device SLEEP state	VBAT = 3.6 V, CK32K clock running, PWRHOLDP = 0				
	BOOT[1:0] = 00, 3 DC-DCs on, 5 LDOs and VRTC on, no load		295		μA
	BOOT[1:0] = 01, 3 DC-DCs on, 3 LDOs and VRTC on, no load, BOOT0P = 0		279		μ, .
Device ACTIVE state	VBAT = 3.6 V, CK32K clock running, PWRHOLDP = 0				
	BOOT[1:0] = 00, 3 DC-DCs on, 5 LDOs and VRTC on, no load		1		
	BOOT[1:0] = 01, 3 DC-DCs on, 3 LDOs and VRTC on, no load, BOOT0P = 0		0.9		mA
	BOOT[1:0] = 00, 3 DC-DCs on PWM mode (VDD1_PSKIP = VDD2_PSKIP = VIO_PSKIP = 0), 5 LDOs and VRTC on, no load		21		

#### 5.9 Power References and Thresholds

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output reference voltage (VREF terminal)	Device in active or low-power mode	-1%	0.85	+1%	V
Main battery charged threshold VMBCH (programmable)	Measured on VCC7 terminal Triggering monitored through NRESPRWON				
	VMBCH_VSEL = 11, BOOT[1:0] = 11 or 00		3		
	VMBCH_VSEL = 10		2.9		V
	VMBCH_VSEL = 01		2.8		
	VMBCH_VSEL = 00		bypassed		
Main battery discharged threshold VMBDCH (programmable)	Measured on VCC7 terminal (MTL prg) Triggering monitored through INT1		VMBCH – 100 mV		V
Main battery low threshold VMBLO (MB comparator)	Measured on VCC7 terminal (Triggering monitored on terminal NRESPWRON)	2.5	2.6	2.7	V
Main battery high threshold VMBHI	VBACKUP = 0 V, measured on terminal VCC7 (MB comparator)	2.6	2.75	3	V
	VBACKUP = 3.2 V, measured on terminal VCC7	2.5	2.55	3	
Main battery not present threshold VBNPR	Measured on terminal VCC7 (Triggering monitored on terminal VRTC)	1.9	2.1	2.2	V
Ground current (analog references	V <sub>CC</sub> = 3.6 V				
+ comparators + backup battery	Device in OFF state		8		
switch)	Device in ACTIVE or SLEEP state		20		μA



### 5.10 Thermal Monitoring and Shutdown

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Hot-die temperature rising threshold	THERM_HDSEL[1:0] = 00		117		
	THERM_HDSEL[1:0] = 01		121		°C
	THERM_HDSEL[1:0] = 10	113	125	136	
	THERM_HDSEL[1:0] = 11		130		
Hot-die temperature hysteresis			10		°C
Thermal shutdown temperature rising threshold		136	148	160	°C
Thermal shutdown temperature hysteresis			10		°C
Ground current	Device in ACTIVE state, Temp = 27°C, VCC7 = 3.6 V		6		μA

#### 5.11 32-kHz RTC Clock

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLK32KOUT rise and fall time	$C_L = 35 pF$			10	ns
	Bypass Clock (OSC32KIN: input, OSC32K	OUT floating)			
Input bypass clock frequency	OSCKIN input		32		kHz
Input bypass clock duty cycle	OSCKIN input	40%		60%	
Input bypass clock rise and fall time	10% - 90%, OSC32KIN input		10	20	ns
CLK32KOUT duty cycle	Logic output signal	40%		60%	
Bypass clock setup time	32KCLKOUT output			1	ms
Ground current	Bypass mode			1.5	μA
Crys	stal oscillator (connected from OSC32KIN	to OSC32KOUT	)		
Output frequency	CK32KOUT output		32.768		kHz
Oscillator startup time	On power on			2	S
Ground current			1.5		μA
RC	oscillator (OSC32KIN: grounded, OSC32	KOUT floating)	•		
Output frequency	CK32KOUT output		32		kHz
Output frequency accuracy	at 25°C	-15%	0%	+15%	
Cycle jitter (RMS)	Oscillator contribution			+10%	
Output duty cycle		+40%	+50%	+60%	
Settling time				150	μs
Ground current	Active at fundamental frequency		4		μΑ



### 5.12 Backup Battery Charger

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Backup battery charging current	VBACKUP = 0 to 2.4 V, BBCHEN = 1	350	500	700	μΑ
End-of-charge backup battery voltage <sup>(1)</sup>	VCC7 = 3.6 V, BBSEL = 10	-3%	3.15	+3%	
	VCC7 = 3.6 V, BBSEL = 00	-3%	3	+3%	\ /
	VCC7 = 3.6 V, BBSEL = 01	-3%	2.52	+3%	V
	VCC7 = 3.6 V, BBSEL = 11	VBAT – 0.3 V		VBAT	
Ground current	On mode		10		μΑ

<sup>(1)</sup> Note:

- BBSEL = 10, 00, or 01 intended to charge battery or superCap
- BBSEL = 11 intended to charge capacitor

### 5.13 VRTC LDO

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage V <sub>IN</sub>	On mode	2.5		5.5	V
	Back-up mode	1.9		5.5	V
DC output voltage V <sub>OUT</sub>	On mode, 3.0 V < V <sub>IN</sub> < 5.5 V	1.78	1.83	1.88	V
	Back-up mode, $2.3 \text{ V} \leq \text{V}_{\text{IN}} \leq 2.6 \text{ V}$	1.72	1.78	1.84	V
Rated output current I <sub>OUTmax</sub>	On mode	20			0
	Back-up mode	0.1			mA
DC load regulation	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> to 0			50	mV
	Back-up mode, $I_{OUT} = I_{OUTmax}$ to 0			50	IIIV
DC line regulation	On mode, $V_{IN} = 3.0 \text{ V to } V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			2.5	
	Back-up mode, $V_{IN}$ = 2.3 V to 5.5 V at $I_{OUT}$ = $I_{OUTmax}$			25	mV
Transient load regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> + 0.2 V to V <sub>INmax</sub>			50 <sup>(1)</sup>	mV
	$I_{OUT} = I_{OUTmax}/2$ to $I_{OUTmax}$ in 5 µs and $I_{OUT} = I_{OUTmax}$ to $I_{OUTmax}/2$ in 5 µs				
Transient line regulation	On mode, $V_{IN} = V_{INmin} + 0.5 \text{ V}$ to $V_{INmin}$ in 30 $\mu$ s			25 <sup>(1)</sup>	mV
	And $V_{IN} = V_{INmin}$ to $V_{INmin}$ + 0.5 V in 30 $\mu$ s, $I_{OUT} = I_{OUTmax}/2$				
Turn-on time	$I_{OUT}$ = 0, $V_{IN}$ rising from 0 up to 3.6 V, at $V_{OUT}$ = 0.1 V up to $V_{OUTmin}$		2.2		ms
Ripple rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone}, V_{INDC+} = V_{INmin} + 0.1 \text{ V to } V_{INmax} \text{ at } I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		55		-ID
	f = 50 kHz		35		dB
Ground current	Device in ACTIVE state		23		
	Device in BACKUP or OFF state		3		μΑ

<sup>(1)</sup> These parameters are not tested. They are used for design specification only.



#### **5.14 VIO SMPS**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCCIO and VCC7) V <sub>IN</sub>	I <sub>OUT</sub> ≤ 800 mA	2.7		5.5	
	V <sub>OUT</sub> = 1.5 V or 1.8 V, I <sub>OUT</sub> > 800 mA	3.2		5.5	.,
	$V_{OUT} = 2.5 \text{ V}, I_{OUT} > 800 \text{ mA}$	4.0		5.5	V
	V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> > 800 mA	4.4		5.5	
DC output voltage (V <sub>OUT</sub> )	PWM mode (VIO_PSKIP = 0) or pulse skip mode I <sub>OUT</sub> to I <sub>MAX</sub>				
	VSEL=00	-3%	1.5	+3%	
	VSEL = 01, default BOOT[1:0] = 00 and 01	-3%	1.8	+3%	
	VSEL = 10	-3%	2.5	+3%	V
	VSEL = 11	-3%	3.3	+3%	
	Power down		0		
Rated output current I <sub>OUTmax</sub>	ILMAX[1:0] = 00, default	500			
Oo max	ILMAX[1:0] = 01	1000			mA
P-channel MOSFET	$V_{IN} = V_{INmin}$		300		
On-resistance R <sub>DS(ON)_PMOS</sub>	V <sub>IN</sub> = 3.8 V		250	400	mΩ
P-channel leakage current I <sub>LK_PMOS</sub>	V <sub>IN</sub> = V <sub>INMAX</sub> , SWIO = 0 V			2	μA
N-channel MOSFET	$V_{IN} = V_{MIN}$		300		μ, ,
On-resistance R <sub>DS(ON)_NMOS</sub>	$V_{IN} = V_{MIN}$ $V_{IN} = 3.8 \text{ V}$		250	400	mΩ
N-channel leakage current I <sub>LK NMOS</sub>	$V_{IN} = V_{INmax}$ , SWIO = $V_{INmax}$		200	2	μA
PMOS current limit (high-side)	$V_{IN} = V_{INmax}$ , $SVVIO = V_{INmax}$ $V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX[1:0] = 00$	650		2	μΛ
rivios current innit (night-side)	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX[1:0] = 00$ $V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX[1:0] = 01$	1200			mA
					IIIA
NIMOS ourrent limit (low side)	V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> , ILMAX[1:0] = 10 Source current load:	1700			
NMOS current limit (low-side)		050			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , ILMAX[1:0] = 00	650			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , ILMAX[1:0] = 01	1200			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX[1:0] = 10$ Sink current load:	1700			mA
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX[1:0] = 00$	800			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX[1:0] = 01$	1200			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX[1:0] = 10$	1700			
DC load regulation	On mode, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>			20	mV
DC line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub>			20	mV
	V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 1.8 V				
Transient load regulation	I <sub>OUT</sub> = 0 to 500 mA , Max slew = 100 mA/μs			50	mV
-	I <sub>OUT</sub> = 700 to 1200 mA , Max slew = 100 mA/μs				
t on, off to on	I <sub>OUT</sub> = 200 mA		350		μs
Overshoot	SMPS turned on		3%		
Power-save mode Ripple voltage	Pulse skipping mode, I <sub>OUT</sub> = 1 mA		0.025 × V <sub>OUT</sub>		V <sub>PP</sub>
Switching frequency			3		MHz
Duty cycle				100	%
Minimum On Time T <sub>ON(MIN)</sub>			35		ns
P-channel MOSFET					
VFBIO internal resistance		0.5	1		ΜΩ
Discharge resistor for power-down sequence R <sub>DIS</sub>	During device switch-off sequence		30	50	Ω
. 5.0	Note: No discharge resistor is applied if VIO is turned off while the device is on.				



# **VIO SMPS** (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ground current (I <sub>Q</sub> )	Off			1	
	PWM mode, $I_{OUT} = 0$ mA, $V_{IN} = 3.8$ V, $VIO\_PSKIP = 0$		7500		
	Pulse skipping mode, no switching, 3-MHz clock on		250		μΑ
	Low-power (pulse skipping) mode, no switching				
	ST[1:0]=11		63		
Conversion efficiency	PWM mode, DCR <sub>L</sub> < 50 m $\Omega$ , V <sub>OUT</sub> = 1.8 V, V <sub>IN</sub> = 3.6 V:				
	$I_{OUT} = 10 \text{ mA}$		44%		
	I <sub>OUT</sub> = 100 mA		87%		
	$I_{OUT} = 400 \text{ mA}$		86%		
	$I_{OUT} = 800 \text{ mA}$		76%		
	I <sub>OUT</sub> = 1000 mA		72%		
	Pulse Skipping mode, DCR <sub>L</sub> < 50 m $\Omega$ , V <sub>OUT</sub> = 1.8 V, V <sub>IN</sub> = 3.6 V:				
	I <sub>OUT</sub> = 1 mA		71%		
	I <sub>OUT</sub> = 10 mA		80%		
	I <sub>OUT</sub> = 200 mA		87%		



#### 5.15 VDD1 SMPS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC1 and VCC7) V <sub>IN</sub>	I <sub>OUT</sub> ≤ 1200 mA	2.7		5.5	
	$V_{OUT}$ = 0.6 V to 1.5 V, VGAIN_SEL = 00, $I_{OUT}$ > 1200 mA	V <sub>OUT</sub> + 2 V		5.5	V
	$2.5 \text{ V} \le \text{V}_{\text{OUT}} \le 3.3 \text{ V}, \text{VGAIN\_SEL} = 10 \text{ or } 11, \\ \text{I}_{\text{OUT}} > 1200 \text{ mA}$	4.5		5.5	
DC output voltage (V <sub>OUT</sub> )	VGAIN_SEL = 00, $I_{OUT} = 0$ to $I_{OUTmax}$ :				
	max programmable voltage, SEL[6:0] = 1001011		1.5		
	default voltage, BOOT[1:0] = 00	-3%	1.2	+3%	
	default voltage, BOOT[1:0] = 01	-3%	1.2	+3%	V
	min programmable voltage, SEL[6:0] = 0000011		0.6		
	SEL[6:0] = 000000: power down		0		
	VGAIN_SEL = 10, SEL = 0101011 = 43, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	2.2	+3%	V
	VGAIN_SEL = 11, SEL = 0101000 = 40, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	3.2	+3%	V
DC output voltage programmable step (V <sub>OUTSTEP</sub> )	VGAIN_SEL = 00, 72 steps		12.5		mV
Rated output current I <sub>OUTmax</sub>	ILMAX = 0, default	1000			mA
	ILMAX = 1	1500			
P-channel MOSFET	$V_{IN} = V_{INmin}$		300		mΩ
On-resistance R <sub>DS(ON)_PMOS</sub>	$V_{IN} = 3.8 \text{ V}$		250	400	
P-channel leakage current	$V_{IN} = V_{INmax}$ , SW1 = 0 V			2	μA
I <sub>LK_PMOS</sub>					
N-channel MOSFET	$V_{IN} = V_{MIN}$		300		mΩ
On-resistance R <sub>DS(ON)_NMOS</sub>	V <sub>IN</sub> = 3.8 V		250	400	
N-channel leakage current I <sub>LK_NMOS</sub>	$V_{IN} = V_{INmax}$ , SW1 = $V_{INmax}$			2	μΑ
PMOS current limit (high-side)	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 0$	1150			mA
<b>AUMOO</b> (11 11 11 11 11 11 11 11 11 11 11 11 11	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 1$	2000			
NMOS current limit (low-side)	Source current load:	4450			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , ILMAX = 0	1150			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , ILMAX = 1	2000			mA
	Sink current load:	4000			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 0$	1200			
DC load regulation	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 1$	2000		20	m)/
DC load regulation	On mode, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>			20	mV
DC line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub>			20	mV
Transient load regulation	$V_{IN} = 3.8 \text{ V}, V_{OUT} = 1.2 \text{ V}$			50	m\/
	$I_{OUT} = 0$ to 500 mA , Max slew = 100 mA/ $\mu$ s $I_{OUT} = 700$ mA to 1.2A , Max slew = 100 mA/ $\mu$ s			50	mV
t on, off to on			350		110
Output voltage transition rate	I <sub>OUT</sub> = 200 mA From V <sub>OUT</sub> = 0.6 V to 1.5 V and V <sub>OUT</sub> = 1.5 V to 0.6 V I <sub>OUT</sub> = 500 mA		350		μs
	TSTEP[2:0] = 001		12.5		
			12.5		m\//uc
	TSTEP[2:0] = 011 (default)		7.5 2.5		mV/µs
Overshoot	TSTEP[2:0] = 111  SMPS turned on		3%		
Overshoot	Sivir 3 turned on				
Power-save mode ripple voltage	Pulse skipping mode, I <sub>OUT</sub> = 1 mA		0.025 × V <sub>OUT</sub>		V <sub>PP</sub>
Switching frequency			3		MHz



# **VDD1 SMPS** (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Duty cycle				100	%
Minimum on time t <sub>ON(MIN)</sub>			35		ns
P-channel MOSFET					
VFB1 internal resistance		0.5	1		ΜΩ
Discharge resistor for power-down sequence R <sub>DIS</sub>			30	50	Ω
Ground current (I <sub>Q</sub> )	Off			1	
	PWM mode, $I_{OUT} = 0$ mA, $V_{IN} = 3.8$ V, VDD1_PSKIP = 0		7500		
	Pulse skipping mode, no switching		78		μΑ
	Low-power (pulse skipping) mode, no switching				
	ST[1:0] = 11		63		
Conversion efficiency	PWM mode, DCR <sub>L</sub> < 0.1 $\Omega$ , V <sub>OUT</sub> = 1.2 V, V <sub>IN</sub> = 3.6 V:				
	I <sub>OUT</sub> = 10 mA		35%		
	I <sub>OUT</sub> = 200 mA		82%		
	I <sub>OUT</sub> = 400 mA		81%		
	I <sub>OUT</sub> = 800 mA		74%		
	I <sub>OUT</sub> = 1500 mA		62%		
	Pulse skipping mode, DCR <sub>L</sub> < 0.1 $\Omega$ , V <sub>OUT</sub> = 1.2 V, V <sub>IN</sub> = 3.6 V:				
	I <sub>OUT</sub> = 1 mA		59%		
	I <sub>OUT</sub> = 10 mA		70%		
	I <sub>OUT</sub> = 200 mA		82%		



#### 5.16 VDD2 SMPS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC2 and VCC4) $V_{\text{IN}}$	I <sub>OUT</sub> ≤ 1200 mA	2.7		5.5	
	$V_{OUT}$ = 0.6 V to 1.5 V, VGAIN_SEL = 00, $I_{OUT}$ > 1200 mA	V <sub>OUT</sub> + 2		5.5	V
	$2.5 \text{ V} \le \text{V}_{\text{OUT}} \le 3.3 \text{ V}, \text{VGAIN\_SEL} = 10 \text{ or } 11,$ $\text{I}_{\text{OUT}} > 1200 \text{ mA}$	4.5		5.5	
DC output voltage (V <sub>OUT</sub> )	VGAIN_SEL = 00, $I_{OUT} = 0$ to $I_{OUTmax}$ :				
	max programmable voltage, SEL[6:0] = 1001011		1.5		
	default, BOOT[1:0] = 01	-3%	1.2	+3%	
	min programmable voltage, SEL[6:0] = 0000011		0.6		V
	SEL[6:0] = 000000: power down		0		v
	VGAIN_SEL = 10, SEL = 0101011 = 43	-3%	2.2	+3%	
	VGAIN_SEL = 11, default, BOOT[1:0] = 00	-3%	3.3	+3%	
DC output voltage programmable step (V <sub>OUTSTEP</sub> )	VGAIN_SEL = 00, 72 steps		12.5		mV
Rated output current I <sub>OUTmax</sub>	ILMAX = 0, default	1000			mA
	ILMAX = 1	1500			
P-channel MOSFET	$V_{IN} = V_{INmin}$		300		
On-resistance R <sub>DS(ON)</sub> PMOS	V <sub>IN</sub> = 3.8 V		250	400	mΩ
P-channel leakage current I <sub>LK_PMOS</sub>	V <sub>IN</sub> = V <sub>INmax</sub> , SW2 = 0 V			2	μA
N-channel MOSFET	$V_{IN} = V_{MIN}$		300		
On-resistance R <sub>DS(ON)_NMOS</sub>	V <sub>IN</sub> = 3.8 V		250	400	mΩ
N-channel leakage current I <sub>LK NMOS</sub>	$V_{IN} = V_{INmax}$ , SW2 = $V_{INmax}$			2	μA
PMOS current limit (high-side)	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 0$	1150			
, ,	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , ILMAX = 1	2200			mA
NMOS current limit (low-side)	Source current load:	1150			
, ,	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 0$	2000			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 1$				
	Sink current load:				mA
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 0$	1200			
	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , $ILMAX = 1$	2000			
DC load regulation	On mode, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>			20	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			20	mV
Transient load regulation	V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 1.2 V			50	mV
-	I <sub>OUT</sub> = 0 to 500 mA , Max slew = 100 mA/μs				
	I <sub>OUT</sub> = 700 mA to 1.2 A , Max slew = 100 mA/μs				
t on, off to on	I <sub>OUT</sub> = 200 mA		350		μs
Output voltage transition rate	From V <sub>OUT</sub> = 0.6 V to 1.5 V and V <sub>OUT</sub> = 1.5 V to 0.6 V I <sub>OUT</sub> = 500 mA				•
	TSTEP[2:0] = 001		12.5		
	TSTEP[2:0] = 011 (default)		7.5		μs
	TSTEP[2:0] = 111		2.5		
Power-save mode ripple voltage	Pulse skipping mode, I <sub>OUT</sub> = 1 mA		0.025 V <sub>OUT</sub>		V <sub>PP</sub>
Overshoot			3%		
Switching frequency			3		MHz
Duty cycle				100	%
Minimum On time			05		
P-Channel MOSFET			35		ns



# **VDD2 SMPS** (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VFB2 internal resistance		0.5	1		ΜΩ
Discharge resistor for power-down sequence R <sub>DIS</sub>			30	50	Ω
Ground current (I <sub>Q</sub> )	Off			1	
	PWM mode, $I_{OUT} = 0$ mA, $V_{IN} = 3.8$ V, VDD2_PSKIP = 0		7500		
	Pulse skipping mode, no switching		78		μΑ
	Low-power (pulse skipping) mode, no switching				
	ST[1:0] = 11		63		
Conversion efficiency	PWM mode, DCR <sub>L</sub> < 50 m $\Omega$ , V <sub>OUT</sub> = 1.2 V, V <sub>IN</sub> = 3.6 V:				
	I <sub>OUT</sub> = 10 mA		35%		
	I <sub>OUT</sub> = 200 mA		82%		
	I <sub>OUT</sub> = 400 mA		81%		
	I <sub>OUT</sub> = 800 mA		74%		
	I <sub>OUT</sub> = 1200 mA		66%		
	I <sub>OUT</sub> = 1500 mA		62%		
	Pulse skipping mode mode, DCR <sub>L</sub> < 50 m $\Omega$ , V <sub>OUT</sub> = 1.2 V, V <sub>IN</sub> = 3.6 V:				
	I <sub>OUT</sub> = 1 mA		59%		
	I <sub>OUT</sub> = 10 mA		70%		
	I <sub>OUT</sub> = 200 mA		82%		
	PWM mode, DCR <sub>L</sub> < 50 m $\Omega$ , V <sub>OUT</sub> = 3.3 V, V <sub>IN</sub> = 5 V:				
	I <sub>OUT</sub> = 10 mA		44%		
	I <sub>OUT</sub> = 200 mA		90%		
	I <sub>OUT</sub> = 400 mA		91%		
	I <sub>OUT</sub> = 800 mA		88%		
	I <sub>OUT</sub> = 1200 mA		84%		
	I <sub>OUT</sub> = 1500 mA		81%		
	Pulse skipping mode mode, DCR <sub>L</sub> < 50 m $\Omega$ , V <sub>OUT</sub> = 3.3 V, V <sub>IN</sub> = 5 V:				
	I <sub>OUT</sub> = 1 mA		75%		
	I <sub>OUT</sub> = 10 mA		83%		
	I <sub>OUT</sub> = 200 mA		90%		



#### 5.17 VDD3 SMPS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage V <sub>IN</sub>		3		5.5	V
DC output voltage (V <sub>OUT</sub> )		4.65	5	5.25	V
Rated output current I <sub>OUTmax</sub>		100			mA
N-channel MOSFET	V <sub>IN</sub> = 3.6 V		500		mΩ
On-resistance R <sub>DS(ON)_NMOS</sub>					
N-channel MOSFET leakage current I <sub>LK_NMOS</sub>	V <sub>IN</sub> = V <sub>INmax</sub> , SW3 = V <sub>INmax</sub>			2	μΑ
N-channel MOSFET DC current limit	$V_{IN} = V_{INmin}$ to $V_{INmax}$ , sink current load	430	550		mA
Turn-on inrush current	$V_{IN} = V_{INmin}$ to $V_{INmax}$			850	mA
Ripple voltage			20		mV
DC load regulation	On mode, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>			100	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to 5 V at $I_{OUT} = I_{OUTmax}$			100	mV
Turn-on time	$I_{OUT} = 8 \text{ mA}, V_{OUT} = 0 \text{ to } 4.4 \text{ V}$		200		μs
Overshoot			3%		
Switching frequency			1		MHz
VFB3 internal resistance			088		ΜΩ
Ground current (I <sub>Q</sub> )	Off			1	
	$I_{OUT} = 0$ mA to $I_{OUTmax}$ , $V_{IN} = 3.6$ V		360		μΑ
Conversion efficiency	V <sub>IN</sub> = 3.6 V:				
	I <sub>OUT</sub> = 10 mA		81%		
	I <sub>OUT</sub> = 50 mA		85%		
	I <sub>OUT</sub> = 100 mA		85%		



#### 5.18 VDIG1 and VDIG2 LDO

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC6) $V_{\rm IN}$	V <sub>OUT</sub> (VDIG1) = 1.2 V at 300 mA / 1.5 V at 100 mA and				
	V <sub>OUT</sub> (VDIG2) = 1.2 V / 1.1 V / 1.0 V at 300 mA	1.7		5.5	
	$V_{OUT}$ (VDIG1) = 1.5 V and $V_{OUT}$ (VDIG2) = 1.8 V at 200mA	2.1		5.5	V
	V <sub>OUT</sub> (VDIG1) = 1.8 V and V <sub>OUT</sub> (VDIG2) = 1.8 V	2.7		5.5	
	V <sub>OUT</sub> (VDIG1) = 2.7 V	3.2		5	
	VDIG1				
DC output voltage V <sub>OUT</sub>	On and Low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$				
	SEL = 11, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	2.7	+3%	
	SEL = 10 I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	1.8	+3%	
	SEL = 01 I <sub>OUT</sub> = 0 to 100 mA/I <sub>OUTmax</sub>	-3%	1.5	+3%	V
	SEL = 00, $I_{OUT}$ = 0 to $I_{OUTmax}$ , $V_{IN}$ = $V_{INmin}$ to 4 V, default BOOT[1:0] = 00 or 01	-3%	1.2	+3%	
Rated output current I <sub>OUTmax</sub>	On mode	300			A
	Low-power mode	1			mA
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	350	600		mA
Dropout voltage V <sub>DO</sub>	On mode, VDO = $V_{IN} - V_{OUT}$				
	$V_{OUTtyp} = 2.7 \text{ V}, V_{IN} = 2.8 \text{ V}, I_{OUT} = I_{OUTmax}, T = 25^{\circ}\text{C}$		150		.,
	$V_{OUTtyp} = 1.5 \text{ V}, V_{IN} = 1.7 \text{ V}, I_{OUT} = I_{OUTmax}, T = 25^{\circ}\text{C}$		300		mV
DC load regulation	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> to 0			25	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			3	mV
Transient load regulation	On mode, V <sub>IN</sub> = 3.8 V		10		mV
	$I_{OUT}$ = 20 mA to 180 mA in 5µs and $I_{OUT}$ = 180 mA to 20 mA in 5 µs				
Transient line regulation	On mode, $V_{IN} = 2.7 + 0.5 \text{ V}$ to 2.7 in 30 $\mu$ s,		2		mV
	And $V_{IN}$ = 2.7 to 2.7 + 0.5 V in 30 $\mu$ s, $I_{OUT}$ = $I_{OUTmax}/2$				
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$		100		μs
Turn-on inrush current			300		mA
Ripple rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone, } V_{INDC+} = 3.8 \text{ V, } I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		70		-ID
	f = 50 kHz		40		dB
VDIG1 internal resistance	LDO off		400		Ω
Ground current	On mode, I <sub>OUT</sub> = 0, VCC6 = VBAT, V <sub>OUT</sub> = 2.7 V		54		
	On mode, I <sub>OUT</sub> = 0, VCC6 = 1.8 V, V <sub>OUT</sub> = 1.2 V		67		
	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> , VCC6 = VBAT, V <sub>OUT</sub> = 2.7 V		1870		
	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> , VCC6 = 1.8 V, V <sub>OUT</sub> = 1.2 V		1300		μA
	Low-power mode, VCC6 = VBAT, V <sub>OUT</sub> = 2.7 V		13		
	Low-power mode, VCC6 = 1.8 V, V <sub>OUT</sub> = 1.2 V		10		
	Off mode			1	



#### VDIG1 and VDIG2 LDO (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	VDIG2			*	•
DC output voltage V <sub>OUT</sub>	On and low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$				
	SEL = 11, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	1.8	+3%	
	SEL = 10 I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub> , V <sub>IN</sub> = V <sub>INmin</sub> to 4 V	-3%	1.2	+3%	
	SEL = 01 $I_{OUT}$ = 0 to 100 mA/ $I_{OUTmax}$ , $V_{IN}$ = $V_{INmin}$ to 4 V	-3%	1.1	+3%	V
	SEL = 00, $I_{OUT}$ = 0 to $I_{OUTmax}$ , $V_{IN}$ = $V_{INmin}$ to 4 V, default BOOT[1:0] = 00 or 01	-3%	1	+3%	
Rated output current I <sub>OUTmax</sub>	On mode	300			mA
	Low-power mode	1			
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	350	600		mA
Dropout voltage V <sub>DO</sub>	On mode, $V_{DO} = V_{IN} - V_{OUT}$ ,				
	$V_{OUTtyp}$ = 1.8 V, $V_{IN}$ = 2.1 V, $IOUT=I_{OUTmax}$ , T = 25°C		250		mV
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0			25	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			3	mV
Transient load regulation	On mode, V <sub>IN</sub> = 3.8 V		10		mV
	$I_{OUT}$ = 20 mA to 180 mA in 5 µs and $I_{OUT}$ = 180 mA to 20 mA in 5 µs				
Transient line regulation	On mode, $V_{IN} = 2.7 + 0.5 \text{ V}$ to 2.7 in 30 µs,		2		mV
	And $V_{IN}$ = 2.7 to 2.7 + 0.5 V in 30 $\mu$ s, $I_{OUT}$ = $I_{OUTmax}/2$				
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$		100		μs
Turn-on inrush current			300		mA
Ripple rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone, } V_{INDC+} = 3.8 \text{ V, } I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		70		dB
	f = 50 kHz		40		uБ
VDIG2 internal resistance	LDO off		400		Ω
Ground current	On mode, I <sub>OUT</sub> = 0, VCC6 = VBAT, V <sub>OUT</sub> = 1.8 V		52		
	On mode, I <sub>OUT</sub> = 0, VCC6 = 1.8 V, V <sub>OUT</sub> = 1.0 V		67		
	On mode, $I_{OUT} = I_{OUTmax}$ , VCC6 = VBAT, $V_{OUT} = 1.8 \text{ V}$		1750		
	On mode, $I_{OUT} = I_{OUTmax}$ , VCC6 = 1.8 V, $V_{OUT} = 1.0 \text{ V}$		1300		μΑ
	Low-power mode, VCC6 = VBAT, V <sub>OUT</sub> = 1.8 V		11		
	Low-power mode, VCC6 = 1.8 V, V <sub>OUT</sub> = 1.0 V		10		
	Off mode			1	



#### 5.19 VAUX33 and VMMC LDO

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC3) V <sub>IN</sub>	V <sub>OUT</sub> (VAUX33) = 1.8 V / 2 V and V <sub>OUT</sub> (VMMC) = 1.8 V	2.7		5.5	
	V <sub>OUT</sub> (VAUX33) = 2.8 V	3.2		5.5	
	V <sub>OUT</sub> (VAUX33) = 3.3 V	3.6		5.5	V
	V <sub>OUT</sub> (VMMC) = 2.8 V at 200 mA	3.2		5.5	·
	V <sub>OUT</sub> (VMMC) = 3.0 V	3.6		5.5	
	V <sub>OUT</sub> (VMMC) = 3.3 V at 200 mA	3.6		5.5	
	VAUX33				-
DC output voltage V <sub>OUT</sub>	On and low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$				
, ,	SEL = 11, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub> , Default BOOT[1:0] = 01	-3%	3.3	+3%	
	SEL = 10, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	2.8	+3%	
	SEL = 01, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	2.0	+3%	V
	SEL = 00, $I_{OUT} = 0$ to $I_{OUTmax}$ , default BOOT[1:0] = 00	-3%	1.8	+3%	
Rated output current I <sub>OUTmax</sub>	On mode	150			
	Low-power mode	1			mA
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	350	500		mA
Dropout Voltage V <sub>DO</sub>	On mode, $V_{OUTtyp} = 2.8 \text{ V}$ , $V_{DO} = V_{IN} - V_{OUT}$ ,				
	V <sub>IN</sub> = 2.9 V, I <sub>OUT</sub> = I <sub>OUTmax</sub> , T = 25°C		150		mV
DC load regulation	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> to 0			20	mV
DC line regulation	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			3	mV
Transient load regulation	On mode, V <sub>IN</sub> = 3.8 V		12		mV
	$I_{OUT} = 0.1 \times I_{OUTmax}$ to $0.9 \times I_{OUTmax}$ in 5 µs and $I_{OUT} = 0.9 \times I_{OUTmax}$ to $0.1 \times I_{OUTmax}$ in 5 µs				
Transient line regulation	On mode, $I_{OUT} = I_{OUTmax}$ , $V_{IN} = V_{INmin} + 0.5 \text{ V}$ to $V_{INmin}$ in 30 $\mu$ s		2		mV
	and $V_{IN}$ = $V_{INmin}$ to $V_{INmin}$ + 0.5 V in 30 $\mu s,~I_{OUT}$ = $I_{OUTmax}/2$				
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$		100		μs
Turn-on inrush current			600		mA
Ripple Rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone, } V_{INDC+} = 3.8 \text{ V, } I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		70		dB
	f = 50 kHz		40		uБ
VAUX33 internal resistance	LDO off		70		Ω
Ground current	On mode, I <sub>OUT</sub> = 0		55		
	On mode, $I_{OUT} = I_{OUTmax}$		1600		μA
	Low-power mode		15		μΛ
	Off mode			1	
	VMMC				
DC output voltage V <sub>OUT</sub>	On and low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$				
	SEL = 11, $I_{OUT}$ = 0 to 200 mA, default BOOT[1:0] = 00	-3%	3.3	+3%	
	SEL = 10, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	3.0	+3%	V
	SEL = 01, I <sub>OUT</sub> = 0 to 200 mA	-3%	2.8	+3%	V
	SEL = 00, $I_{OUT} = 0$ to $I_{OUTmax}$ , default BOOT[1:0] = 01	-3%	1.8	+3%	



#### VAUX33 and VMMC LDO (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Rated output current I <sub>OUTmax</sub>	On mode	300			m Λ
	Low-power mode	1			mA
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	350	500		mA
Dropout voltage V <sub>DO</sub>	Dropout voltage V <sub>DO</sub>				
	$V_{IN} = 3.0 \text{ V}, I_{OUT} = 200 \text{ mA}, T = 25^{\circ}\text{C}$		200		mV
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0			25	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			3	mV
Transient load regulation	On mode, V <sub>IN</sub> = 3.8 V		12		mV
-	$I_{OUT}$ = 20 mA to 180 mA in 5 $\mu s$ and $I_{OUT}$ = 180 mA to 20 mA in 5 $\mu s$				
Transient line regulation	On mode, $I_{OUT}$ = 200 mA, $V_{IN}$ = $V_{INmin}$ + 0.5 V to $V_{INmin}$ in 30 $\mu$ s		2		mV
	And $V_{IN} = V_{INmin}$ to $V_{INmin}$ + 0.5 V in 30 $\mu$ s, $I_{OUT} = I_{OUTmax}/2$				
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$		100		μs
Ripple rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone, } V_{INDC+} = 3.8 \text{ V, } I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		70		dB
	f = 50 kHz		40		uБ
VMMC internal resistance	LDO Off		70		Ω
Ground current	On mode, I <sub>OUT</sub> = 0		55		
	On mode, $I_{OUT} = I_{OUTmax}$		2700		
	Low-power mode		15		μΑ
	Off mode			1	



#### 5.20 VAUX1 and VAUX2 LDO

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC4) V <sub>IN</sub>	$V_{OUT}$ (VAUX1) = 1.8 V and $V_{OUT}$ (AUX2) = 1.8 V	2.7		5.5	
	V <sub>OUT</sub> (VAUX1) = 2.5 V	3.2		5.5	
	$\rm V_{OUT}$ (VAUX1) = 2.8 V at $\rm I_{load}$ = 200 mA and 2.85 V at $\rm I_{load}$ = 200mA	3.2		5.5	V
	$V_{OUT}$ (VAUX2) = 2.8 V	3.2		5.5	
	$V_{OUT}$ (VAUX2) = 2.9 V at $I_{load}$ = 100mA	3.2		5.5	
	$V_{OUT}$ (VAUX2) = 3.3 V	3.6		5.5	
	VAUX1		•	•	•
DC output voltage V <sub>OUT</sub>	On and low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$				
	SEL = 11, I <sub>OUT</sub> = 0 to 200 mA	-3%	2.85	+3%	
	SEL = 10, I <sub>OUT</sub> = 0 to 200 mA	-3%	2.8	+3%	
	SEL = 01, $I_{OUT} = 0$ to $I_{OUTmax}$	-3%	2.5	+3%	V
	SEL = 00, $I_{OUT}$ = 0 to $I_{OUTmax}$ , default BOOT[1:0] = 00 or 01	-3%	1.8	+3%	
Rated output current I <sub>OUTmax</sub>	On mode	300			m ^
	Low-power mode	1			mA
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	350	500		mA
Dropout voltage V <sub>DO</sub>	On mode, $V_{OUTtyp} = 2.8 \text{ V}$ , $V_{DO} = V_{IN} - V_{OUT}$ ,				
	$V_{IN} = 3.0 \text{ V}, I_{OUT} = 200 \text{ mA}, T = 25^{\circ}\text{C}$		200		mV
DC load regulation	On mode, $I_{OUT} = 200$ mA to 0			15	mA
DC line regulation	On mode, I <sub>OUT</sub> = 200 mA			5	V
Transient load regulation	On mode, $V_{IN}$ = 3.8 V, $I_{OUT}$ = 20 mA to 180 mA in 5 $\mu s$		15		mV
	and I <sub>OUT</sub> = 180 mA to 20 mA in 5µs				
Transient line regulation	On mode, $I_{OUT}$ = 200 mA, $V_{IN}$ = $V_{INmin}$ + 0.5 V to $V_{INmin}$ in 30 $\mu s$		2		mV
	and $V_{IN}$ = $V_{INmin}$ to $V_{INmin}$ + 0.5v in 30 $\mu$ s, $I_{OUT}$ = $I_{OUTmax}/2$				
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$ , no load		100		μs
Turn-on inrush current			600		mA
Ripple Rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone, } V_{INDC+} = 3.8 \text{ V, } I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		70		dB
	f = 50 kHz		40		
VAUX1 internal resistance	LDO Off		80		Ω
Ground current	On mode, I <sub>OUT</sub> = 0		60		
	On mode, $I_{OUT} = I_{OUTmax}$		2700		μA
	Low-power mode		12		han ,
	Off mode			1	
	VAUX2		T	T	T
	On and low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$				
	SEL = 11, $I_{OUT} = 0$ to $I_{OUTmax}$	-3%	3.3	+3%	
	SEL = 10, I <sub>OUT</sub> = 0 to 100 mA	-3%	2.9	+3%	.,
	SEL = 01, $I_{OUT} = 0$ to $I_{OUTmax}$	-3%	2.8	+3%	V
	SEL = 00, $I_{OUT}$ = 0 to $I_{OUTmax}$ , default BOOT[1:0] = 00 or 01	-3%	1.8	+3%	
Rated output current I <sub>OUTmax</sub>	On mode	300			mA
	Low-power mode	1			111/4



#### VAUX1 and VAUX2 LDO (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	350	500		mA
Dropout voltage V <sub>DO</sub>	On mode, $V_{OUTtyp} = 2.8 \text{ V}$ , $V_{DO} = V_{IN} - V_{OUT}$		150		mV
	$V_{IN} = 2.9 \text{ V}, I_{OUT} = I_{OUTmax}, T = 25^{\circ}\text{C}$				
DC load regulation	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> to 0			15	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			2	mV
Transient load regulation	On mode, $V_{IN}$ = 3.8 V, $I_{OUT}$ = 0.1 × $I_{OUTmax}$ to 0.9 × $I_{OUTmax}$ in 5 $\mu$ s		12		mV
	And $I_{OUT} = 0.9 \times IOUT$ max to $0.1 \times IOUT$ max in 5us				
Transient line regulation	On mode, $I_{OUT} = I_{OUTmax}$ , $V_{IN} = V_{INmin} + 0.5 \text{ V}$ to $V_{INmin}$ in 30 $\mu$ s		2		mV
	And $V_{IN}$ = $V_{INmin}$ to $V_{INmin}$ + 0.5 V in 30 $\mu$ s, $I_{OUT}$ = $I_{OUTmax}/2$				
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$		100		μs
Turn-on Inrush current			600		mA
Ripple rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone}, V_{INDC+} = 3.8 \text{ V}, I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		70		40
	f = 50 kHz		40		dB
VAUX2 internal resistance	LDO off		80		Ω
Ground current	On mode, I <sub>OUT</sub> = 0		60		
	On mode, $I_{OUT} = I_{OUTmax}$		1600		
	Low-power mode		12		μA
	Off mode			1	



#### 5.21 VDAC and VPLL LDO

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC5) V <sub>IN</sub>	$V_{OUT}(VDAC)$ = 1.8 V and $V_{OUT}(VPLL)$ = 1.8 V / 1.1 V / 1.0 V	2.7		5.5	
	$V_{OUT}(VDAC) = 2.6 \text{ V} \text{ and } V_{OUT}(VPLL) = 2.5 \text{ V}$	3.0		5.5	V
	V <sub>OUT</sub> (VDAC) = 2.8 V / 2.85 V	3.2		5.5	
	VDAC				
DC Output voltage V <sub>OUT</sub>	On and low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$				
	SEL = 11, $I_{OUT} = 0$ to $I_{OUTmax}$	-3%	2.85	+3%	
	SEL = 10, $I_{OUT} = 0$ to $I_{OUTmax}$	-3%	2.8	+3%	
	SEL = 01, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	2.6	+3%	V
	SEL = 00, $I_{OUT}$ = 0 to $I_{OUT_{max}}$ , default BOOT[1:0] = 00 or 01	-3%	1.8	+3%	
Rated output current I <sub>OUTmax</sub>	On mode	150			m 1
	Low-power mode	1			mA
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	350	500		mA
Dropout Voltage V <sub>DO</sub>	On mode, $V_{OUTtyp} = 2.8 \text{ V}$ , $V_{DO} = V_{IN} - V_{OUT}$ ,		150		mV
	$V_{IN} = 2.9 \text{ V}, I_{OUT} = I_{OUTmax}, T = 25^{\circ}\text{C}$				
DC load regulation	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV			15	mV
DC line regulation	On mode, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = I <sub>OUTmax</sub>			2	mV
Transient load regulation	On mode, V <sub>IN</sub> = 3.8 V, I <sub>OUT</sub> = 0.1 x I <sub>OUTmax</sub> to 0.9 x I <sub>OUTmax</sub> in 5 $\mu s$		15		mV
	And $I_{OUT} = 0.9 \times I_{OUT_{max}}$ to $0.1 \times I_{OUT_{max}}$ in 5 µs				
Transient line regulation	On mode, $I_{OUT} = I_{OUTmax}$ , $V_{IN} = V_{INmin} + 0.5 \text{ V}$ to $V_{INmin}$ in 30 $\mu s$		0.5		mV
	And $V_{IN}$ = $V_{INmin}$ to $V_{INmin}$ + 0.5 V in 30 $\mu$ s, $I_{OUT}$ = $I_{OUTmax}/2$				
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$		100		μs
Turn-on Inrush current			600		mA
Ripple Rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone, } V_{INDC+} = 3.8 \text{ V, } I_{OUT} = I_{OUTmax}/2$				
	f = 217 Hz		70		dB
	f = 50 kHz		40		uБ
VDAC internal resistance	LDO off		360		kΩ
Ground current	On mode, I <sub>OUT</sub> = 0		60		
	On mode, $I_{OUT} = I_{OUTmax}$		1600		,
	Low-power mode		12		μA
	Off mode			1	



#### VDAC and VPLL LDO (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	VPLL		*	•	•	
DC output voltage V <sub>OUT</sub>	On and low-power mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$					
	SEL = 11, $I_{OUT} = 0$ to $I_{OUTmax}$	2.5	+3%			
	SEL = 10, $I_{OUT} = 0$ to $I_{OUT_{max}}$ , default BOOT[1:0 = 00 or 01	-3%	1.8	+3%	V	
	SEL = 01, I <sub>OUT</sub> = 0 to I <sub>OUTmax</sub>	-3%	1.1	+3%		
	SEL = 00, $I_{OUT} = 0$ to $I_{OUTmax}$	-3%	1.0	+3%		
Rated output current I <sub>OUTmax</sub>	On mode	50				
	Low-power mode	1			mA	
Load current limitation (short-circuit protection)	On mode, V <sub>OUT</sub> = V <sub>OUTmin</sub> – 100 mV	200	400		mA	
Dropout voltage V <sub>DO</sub>	On mode, $V_{OUTtyp} = 2.5 \text{ V}$ , $V_{DO} = V_{IN} - V_{OUT}$ ,		100		mV	
	$V_{IN} = 2.5 \text{ V}, I_{OUT} = I_{OUTmax}, T = 25^{\circ}\text{C}$					
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0			10	mV	
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			1	mV	
Transient load regulation	On mode, V <sub>IN</sub> = 3.8 V, I <sub>OUT</sub> = 0.1 × I <sub>OUTmax</sub> to 0.9 × I <sub>OUTmax</sub> in 5 $\mu s$		9		mV	
	And $I_{OUT} = 0.9 \times I_{OUTmax}$ to $0.1 \times I_{OUTmax}$ in 5 µs					
Transient line regulation	On mode, $V_{IN} = V_{INmin} + 0.5 \text{ V}$ to $V_{INmin}$ in 30 $\mu s$		0.5		mV	
	And $V_{IN}$ = $V_{INmin}$ to $V_{INmin}$ + 0.5 V in 30 $\mu s,\ I_{OUT}$ = $I_{OUTmax}/2$					
Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = 0.1 \text{ V up to } V_{OUTmin}$		100		μs	
Turn-on in rush current			300		mA	
Ripple rejection	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone, } V_{INDC+} = 3.8 \text{ V, } I_{OUT} = I_{OUTmax}/2$					
	f = 217 Hz		70		٩D	
	f = 50 kHz		40		dB	
VPLL internal resistance	LDO off		535		kΩ	
Ground current	On mode, I <sub>OUT</sub> = 0		60			
	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>					
	Low-power mode		12		μΑ	
	Off mode			1		



#### 5.22 Timing and Switching Characteristics

#### 5.22.1 Switch-On/-Off Sequences and Timing

Time slot length can be selected to be 0.5 ms or 2 ms through the EEPROM for an OFF-to-ACTIVE transition or through the value programmed in the register DEVCTRL2\_REG for a SLEEP-to-ACTIVE transition.

#### 5.22.1.1 BOOT1 = 0, BOOT0 = 0

Table 5-1 provides details about the EEPROM setting for the BOOT modes. The power-up sequence for this boot mode is provided in Figure 5-1.

Table 5-1. Fixed Boot Mode: 00

Register	Bit	Description	TPS65910 Boot 00	
VDD1_OP_REG	SEL	VDD1 voltage level selection for boot	1.2 V	
VDD1_REG	VGAIN_SEL	VDD1 gain selection, x1 or x2	x1	
EEPROM		VDD1 time slot selection	3	
DCDCCTRL_REG	VDD1_PSKIP	VDD1 pulse skip mode enable	skip enabled	
VDD2_OP_REG/VDD2_SR_REG	SEL	VDD2 voltage level selection for boot	1.1 V	
VDD2_REG	VGAIN_SEL	VDD2 Gain selection, x1 or x3	х3	
EEPROM		VDD2 time slot selection	2	
DCDCCTRL_REG	VDD2_PSKIP	VDD2 pulse skip mode enable	skip enabled	
VIO_REG	SEL	VIO voltage selection	1.8 V	
EEPROM		VIO time slot selection	1	
DCDCCTRL_REG	VIO_PSKIP	VIO pulse skip mode enable	skip enabled	
EEPROM		VDD3 time slot	OFF	
VDIG1_REG	SEL	LDO voltage selection	1.2 V	
EEPROM		LDO time slot	OFF	
VDIG2_REG	SEL	LDO voltage selection	1.0 V	
EEPROM		LDO time slot	OFF	
VDAC_REG	SEL	LDO voltage selection	1.8 V	
EEPROM		LDO time slot	5	
VPLL_REG	SEL	LDO voltage selection	1.8 V	
EEPROM		LDO time slot	4	
VAUX1_REG	SEL	LDO voltage selection	1.8 V	
EEPROM		LDO time slot	1	
VMMC_REG	SEL	LDO voltage selection	3.3 V	
EEPROM		LDO time slot	6	
VAUX33_REG	SEL	LDO voltage selection	1.8 V	
EEPROM		LDO time slot	OFF	
VAUX2_REG	SEL	LDO voltage selection	1.8 V	
EEPROM		LDO time slot	5	
CLK32KOUT pin		CLK32KOUT time slot	7	
NRESPWRON pin		NRESPWRON time slot	7 + 1	
VIDTO DEC	VRTC_OFFMAS	0: VRTC LDO will be in low-power mode during OFF state	Low-power mode	
VRTC_REG	K	1: VRC LDO will be in full-power mode during OFF state		
DEVICED DEC	RTC_PWDN	0: RTC in normal power mode	1	
DEVCTRL_REG		1: Clock gating of RTC register and logic, low-power mode		
DEVCTRI DEC	CK30K CTDI	0: Clock source is crystal/external clock	DC.	
DEVCTRL_REG	CK32K_CTRL	1: Clock source is internal RC oscillator	RC	



Table 5-1. Fixed Boot Mode: 00 (continued)

Register	Bit	Description	TPS65910 Boot 00	
	TSLOT_LENGTH [0]	Boot sequence time slot duration:		
DEVCTRL2_REG		0: 0.5 ms	2 ms	
		1: 2 ms		
DEVICTRI 2. DEC	IT_POL	0: INT1 signal will be active-low	- Active-low	
DEVCTRL2_REG		1: INT1 signal will be active-high		
INT_MSK_REG	VMBHI_IT_MSK	0: Device will automatically switch-on at NOSUPPLY to OFF or BACKUP to OFF transition	0: Automatic switch-on from supply insertion	
		1: Startup reason required before switch-on		
VMBCH_REG	VMBCH_SEL[1:0]	Select threshold for main battery comparator threshold VMBCH.	3 V	

Figure 5-1 shows the 00 Boot mode timing characteristics.




Figure 5-1. Boot Mode: BOOT1 = 0, BOOT0 = 0



Table 5-2 lists the 00 Boot mode timing characteristics.

Table 5-2. Boot Mode: BOOT1 = 0, BOOT0 = 0 Timing Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>dSON1</sub>	PWRHOLD rising edge to VIO, VAUX1 enable delay		$66 \times t_{CK32k} = 2060$		μs
t <sub>dSON2</sub>	VIO to VDD2 enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON3</sub>	VDD2 to VDD1 enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON4</sub>	VDD1 to VPLL enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON5</sub>	VPLL to VDAC,VAUX2 enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON6</sub>	VDAC to VMMC enable delay		$64 \times t_{CK32k} = 2000$		μs
	VMMC to CLK32KOUT rising edge delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON8</sub>	CLK32KOUT to NRESPWRON rising edge delay		64 × t <sub>CK32k</sub> = 2000		μs
t <sub>dSONT</sub>	Total switch-on delay		16		ms
t <sub>dSOFF1</sub>	PWRHOLD falling edge to NRESPWRON falling edge delay		$2 \times t_{CK32k} = 62.5$		μs
t <sub>dSOFF1B</sub>	NRESPWRON falling edge to CLK32KOUT low delay		3 × t <sub>CK32k</sub> = 92		μs
t <sub>dSOFF2</sub>	PWRHOLD falling edge to supplies and reference disable delay		5 × t <sub>CK32k</sub> = 154		μs

Registers default setting: CK32K\_CTRL = 1 (32-kHz RC oscillator is used), RTC\_PWDN = 1 (RTC domain off), IT\_POL = 0 (INt2 interrupt flag active low), VMBHI\_IT\_MSK = 0 (automatic switch-on on Battery plug), VMBCH\_SEL = 11.



## 5.22.1.2 BOOT1 = 0, BOOT0 = 1

Table 5-3 provides details about the EEPROM setting for the BOOT modes. The power-up sequence for this boot mode is provided in Figure 5-2.

Table 5-3. Fixed Boot Mode: 01

Register	Bit	Description	TPS65910 Boot 01
VDD1_OP_REG	SEL	VDD1 voltage level selection for boot	1.2 V
VDD1_REG	VGAIN_SEL	VDD1 Gain selection, x1 or x2	x1
EEPROM		VDD1 time slot selection	3
DCDCCTRL_REG	VDD1_PSKIP	VDD1 pulse skip mode enable	Skip enabled
VDD2_OP_REG/VDD2_SR_REG	SEL	VDD2 voltage level selection for boot	1.2 V
VDD2_REG	VGAIN_SEL	VDD2 Gain selection, x1 or x3	x1
EEPROM		VDD2 time slot selection	4
DCDCCTRL_REG	VDD2_PSKIP	VDD2 pulse skip mode enable	Skip enabled
VIO_REG	SEL	VIO voltage selection	1.8 V
EEPROM		VIO time slot selection	1
DCDCCTRL_REG	VIO_PSKIP	VIO pulse skip mode enable	Skip enabled
EEPROM		VDD3 time slot	OFF
VDIG1_REG	SEL	LDO voltage selection	1.2 V
EEPROM		LDO time slot	OFF
VDIG2_REG	SEL	LDO voltage selection	1.0 V
EEPROM		LDO time slot	OFF
VDAC_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	OFF
VPLL_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	2
VAUX1_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	OFF
VMMC_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	OFF
VAUX33_REG	SEL	LDO voltage selection	3.3 V
EEPROM		LDO time slot	6
VAUX2_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	5
CLK32KOUT pin		CLK32KOUT time slot	7
NRESPWRON pin		NRESPWRON time slot	7+1
VDT0 DE0	VRTC_OFFMAS	0: VRTC LDO will be in low-power mode during OFF state	
VRTC_REG	K	1: VRC LDO will be in full-power mode during OFF state	low-power mode
		0: RTC in normal power mode	
DEVCTRL_REG	RTC_PWDN	1: Clock gating of RTC register and logic, low-power mode	1
	01/201/ 0751	0: Clock source is crystal/external clock	
DEVCTRL_REG	CK32K_CTRL	1: Clock source is internal RC oscillator	Crystal
		Boot sequence time slot duration:	
DEVCTRL2_REG	TSLOT_LENGTH	0: 0.5 ms	2 ms
	[0]	1: 2 ms	
25/25/2 252		0: INT1 signal will be active-low	
DEVCTRL2_REG	IT_POL	1: INT1 signal will be active-high	Active-low



Table 5-3. Fixed Boot Mode: 01 (continued)

Register	Bit	Description	TPS65910 Boot 01
INT_MSK_REG	VMBHI_IT_MSK	Device will automatically switch-on at NOSUPPLY to OFF or BACKUP to OFF transition     Startup reason required before switch-on	0: Automatic switch-on from supply insertion
VMBCH_REG	VMBCH_SEL[1:0]	Select threshold for main battery comparator threshold VMBCH.	3 V

Figure 5-2 shows the 01 Boot mode timing characteristics.




Figure 5-2. Boot Mode: BOOT1 = 0, BOOT0 = 1

Table 5-4 lists the 01 Boot mode timing characteristics.

Table 5-4. Boot Mode: BOOT1 = 0, BOOT0 = 1 Timing Characteristics


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>dSON1</sub>	PWRHOLD rising edge to VIO enable delay		$66 \times t_{CK32k} = 2060$		μs
t <sub>dSON2</sub>	VIO to VPLL enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON3</sub>	VPLL to VDD1 enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON4</sub>	VDD1 to VDD2 enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON5</sub>	VDD2 to VAUX2 enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON6</sub>	VAUX2 to VAUX33 enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON7</sub>	VAUX33 to CLK32KOUT enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSON8</sub>	CLK32KOUT to NRESPWRON enable delay		$64 \times t_{CK32k} = 2000$		μs
t <sub>dSONT</sub>	Total switch-on delay		16		ms
t <sub>dSOFF1</sub>	PWRHOLD falling edge to NRESPWRON falling edge		$2 \times t_{CK32k} = 62.5$		μs
t <sub>dSOFF1B</sub>	NRESPWRON falling edge to CLK32KOUT low delay		3 × t <sub>CK32k</sub> = 92		μs
t <sub>dSOFF2</sub>	PWRHOLD falling edge to supplies disable delay		$5 \times t_{CK32k} = 154$		μs

Registers default setting: CK32K\_CTRL = 0 (32-kHz quartz or external bypass clock is used), RTC\_PWDN = 1 (RTC domain off), IT\_POL = 0 (INt2 interrupt flag active low), VMBHI\_IT\_MSK = 0 (automatic switch-on on battery plug), VMBCH\_SEL = 11.

## 5.22.2 Power Control Timing

# 5.22.2.1 Device Turn-On/Off With Rising/Falling Input Voltage

Figure 5-3 shows the device turn-on/-off with rising/falling input voltage.




NOTE: (1) The DEV\_ON control bit (set to 1) or the PWRHOLD signal (set high) can be used to maintain supplies on after the switch-on sequence. If none of these devices Power-on enable conditions are set, the supplies will be turned off after t<sub>dOINT1</sub> delay.

Figure 5-3. Device Turn-On/Off with Rising/Falling Input Voltage

## 5.22.2.2 Device State Control Through PWRON Signal

Figure 5-4 shows the device state control through PWRON signal.




NOTE: (1) The DEV\_ON control bit (set to 1) or the PWRHOLD signal (set high) can be used to maintain supplies on after switch-on sequence, If none of these devices POWER-ON enable condition are set the supplies will be turned off after T<sub>dOINT1</sub> delay.

Figure 5-4. PWRON Turn-On/Turn-Off



Figure 5-5 shows the long-press turn-off timing characteristics.



NOTE: If the DEV\_ON control bit is set to 1 or PWRHOLD is kept high, the device will be turned on again after PWRON long press turn-off and PWRON released.

Figure 5-5. PWRON Long-Press Turn-Off

Table 5-5 lists the power control timing characteristics.


**Table 5-5. Power Control Timing Characteristics** 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	BOOT[1:0] = 00, RC oscillator		0.1		
t <sub>d32KON</sub> : 32-kHz Oscillator turn-on time	BOOT[1:0] = 01, Quartz oscillator		400	2000	ms
	BOOT[1:0] = 01, Bypass clock		0.1		
t <sub>dbVMBHI</sub> : VMBHI rising-edge debouncing delay		3 × t <sub>CK32k</sub> = 94		4 × t <sub>CK32k</sub> = 125	μs
$t_{dbVMBDCH}$ : Main Battery voltage = VMBDCH threshold to INT1 falling-edge delay		3 × t <sub>CK32k</sub> = 94		4 × t <sub>CK32k</sub> = 125	s
$t_{\mbox{\scriptsize dbVMBLO}}$ : Main Battery voltage = VMBLO threshold to NRESPWRON falling-edge delay		$3 \times t_{CK32k} = 94$		4 × t <sub>CK32k</sub> = 125	s
t <sub>dbPWRONF</sub> : PWRON falling-edge debouncing delay		500		550	ms
t <sub>dbPWRONR</sub> : PWRON rising-edge debouncing delay		3 <b>x</b> t <sub>CK32k</sub> = 94		4 × t <sub>CK32k</sub> = 125	μs
t <sub>dbPWRHOLD</sub> : PWRON rising-edge debouncing delay		2 x t <sub>CK32k</sub> = 63		3 x t <sub>CK32k</sub> = 94	μs
t <sub>dOINT</sub> : INT1 (internal) Power-on pulse duration after PWRON low-level (debounced) event			1		s
$t_{dONPWHOLD}$ : delay to set high PWRHOLD signal or DEV_ON control bit after NRESPWRON released to keep on the supplies			984		ms
t <sub>dPWRONLP</sub> : PWRON long-press delay to interrupt	PWRON falling edge to PWON_LP_IT = 1		6		s
t <sub>dPWRONLPTO</sub> : PWRON long-press delay to turn-off	PWRON falling edge to NRESPWRON falling edge		8		s



#### 5.22.2.3 Device SLEEP State Control

Figure 5-6 shows the device SLEEP state control timing characteristics.



NOTE: Registers programming: VIO\_PSKIP = 0, VDD1\_PSKIP = 0, VDD1\_SETOFF = 1, VDAC\_SETOFF = 1, VPLL\_SETOFF = 1, VAUX2\_KEEPON = 1

Figure 5-6. Device SLEEP State Control


**Table 5-6. Device SLEEP State Control Timing Characteristics** 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ACT2SLP</sub>	SLEEP falling edge to supply in low power mode (SLEEP resynchronization delay)	2 × t <sub>CK32k</sub> = 62		3 × t <sub>CK32k</sub> = 94	μs
t <sub>ACT2SLP</sub>	SLEEP falling edge to CLK32KOUT low	156	t <sub>ACT2SLP</sub> + 3 × t <sub>CK32k</sub>	188	μs
t <sub>SLP2ACT</sub>	SLEEP rising edge to supply in high power mode	8 × t <sub>CK32k</sub> = 250		9 × t <sub>CK32k</sub> = 281	μs
t <sub>SLP2ACTCK32K</sub>	SLEEP rising edge to CLK32KOUT running	344	t <sub>SLP2ACT</sub> + 3 × t <sub>CK32k</sub>	375	μs
t <sub>dSLPON1</sub>	SLEEP rising edge to time step 1 of the tun-on sequence from SLEEP state		t <sub>SLP2ACT</sub> + 1 x t <sub>CK32k</sub>	312	μs
	turn-on sequence step duration, from SLEEP state				
	TSLOT_LENGTH[1:0] = 00		0		
t <sub>dSLPONST</sub>	TSLOT_LENGTH[1:0] = 01		200		μs
	TSLOT_LENGTH[1:0] = 10		500		
	TSLOT_LENGTH[1:0] = 11		2000		
t <sub>d</sub> SLPONDCDC	VDD1, VDD2 or VIO tun-on delay from tun-on sequence time step		2 × t <sub>CK32k</sub> = 62		us




## 5.22.2.4 Power Supplies State Control Through the SCLSR\_EN1 and SDASR\_EN2 Signals

Figure 5-7 and Figure 5-8 show the power supplies state control through the SCLSR\_EN1 and SDASR\_EN2 signals timing characteristics.



NOTE: Register setting: VDIG1\_EN1 = 1, VPLL\_EN2 = 1, and VPLL\_KEEPON = 1

Figure 5-7. LDO Type Supplies State Control Through SCLSR\_EN1 and SCLSR\_EN2



NOTE: Register setting: VDD2\_EN2 = 1, VDD1\_EN1 = 1, VDD1\_KEEPON = 1, VDD1\_PSKIP = 0, and SEL[6:0] = hex00 in VDD2\_SR\_REG

Figure 5-8. VDD1 and VDD2 Supplies State Control Through SCLSR\_EN1 and SCLSR\_EN2


Table 5-7. Supplies State Control Though SCLSR\_EN1 and SCLSR\_EN2 Timing Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>dEN</sub> : NREPSWON to supply state change delay, SCLSR_EN1 or SCLSR_EN2 driven			0		ms
t <sub>dEN</sub> : SCLSR_EN1 or SCLSR_EN2 edge to supply state change delay			1 × t <sub>CK32k</sub> = 31		μs
t <sub>dVDDEN</sub> : SCLSR_EN1 or SCLSR_EN2 edge to VDD1 or VDD2 DC-DC turn on delay			$3 \times t_{CK32k} = 63$		μs



## 5.22.2.5 VDD1 and VDD2 Voltage Control Through SCLSR\_EN1 and SDASR\_EN2 Signals

Figure 5-9 shows the VDD1 and VDD2 voltage control through the SCLSR\_EN1 and SDASR\_EN2 signals timing characteristics.



NOTE: Register setting: VDD1\_EN1 = 1, SEL[6:0] = hex13 in VDD1\_SR\_REG


Figure 5-9. VDD1 Supply Voltage Control Though SCLSR\_EN1

Table 5-8. VDD1 Supply Voltage Control Through SCLSR\_EN1 Timing Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>dDVSEN</sub> : SCLSR_EN1 or SCLSR_EN2 edge to VDD1 or VDD2 voltage change delay			2 × t <sub>CK32k</sub> = 62		µs
t <sub>dDVSENL</sub> : VDD1 or VDD2 voltage settling delay	TSTEP[2:0] = 001		32		μs
	TSTEP[2:0] = 011 (default)		0.4/7.5 = 53		
	TSTEP[2:0] = 111		160		

### 5.22.2.6 SMPS Switching Synchronization

Figure 5-10 shows the SMPS switching synchronization timing characteristics.



NOTE: VDD1 or VDD2 switching synchronization is available in PWM mode (VDD1\_PSKIP = 0 or VDD2\_PSKIP = 0). SMPS external clock (GPIO\_CKSYNC) synchronization is available when VIO PWM mode is set (VIO\_PSKIP = 0).

Figure 5-10. SMPS Switching Synchronization

Table 5-9. SMPS Switching Synchronization Timing Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	VDD1_PSKIP = 0,				
t <sub>dSWIO2SW1</sub> : delay from SWIO rising edge to SW1 rising edge	DCDCCKSYNC[1:0] = 11		160		ns
noing dags	DCDCCKSYNC[1:0] = 01		220		
	VDD2_PSKIP = 0,				
t <sub>dSWIO2SW2</sub> : delay from SWIO rising edge to SW1 rising edge	DCDCCKSYNC[1:0] = 11		160		ns
Homig dage	DCDCCKSYNC[1:0] = 01		290		
$t_{\mbox{\footnotesize dSWIO2SW3}}$ : delay from SWIO rising edge to SW3 rising edge			206		ns



## 6 Detailed Description

#### 6.1 Power Reference

The bandgap voltage reference is filtered by using an external capacitor connected across the VREF output and the analog ground REFGND (see Section 5.3, Recommended Operating Conditions). The VREF voltage is distributed and buffered inside the device.

### 6.2 Power Sources

The power resources provided by the TPS65910 device include inductor-based switched mode power supplies (SMPS) and linear low drop-out voltage regulators (LDOs). These supply resources provide the required power to the external processor cores and external components, and to modules embedded in the TPS65910 device.

Two of these SMPS have DVS capability SmartReflex Class 3 compatible. These SMPS provide independent core voltage domains to the host processor. The remaining SMPS provides supply voltage for the host processor I/Os.

Table 6-1 lists the power sources provided by the TPS65910 device.

**RESOURCE TYPE VOLTAGES POWER** VIO **SMPS** 1.5 V / 1.8 V / 2.5 V / 3.3 V 1000 mA VDD1 **SMPS** 1500 mA 0.6 ... 1.5 in 12.5-mV steps Programmable multiplication factor: x2, x3 VDD2 **SMPS** 0.6 ... 1.5 in 12.5-mV steps 1500 mA Programmable multiplication factor: x2, x3 VDD3 **SMPS** 100 mA 5 V VDIG1 LDO 1.2 V, 1.5 V, 1.8 V, 2.7 V 300 mA VDIG2 LDO 1 V, 1.1 V, 1.2 V, 1.8 V 300 mA **VPLL** LDO 1.0 V, 1.1 V, 1.8 V, 2.5 V 50 mA LDO **VDAC** 1.8 V, 2.6 V, 2.8 V, 2.85 V 150 mA VAUX1 LDO 1.8 V, 2.5 V, 2.8 V, 2.85 V 300 mA VAUX2 LDO 1.8 V, 2.8 V, 2.9 V, 3.3 V 150 mA VAUX33 LDO 1.8 V, 2.0 V, 2.8 V, 3.3 V 150 mA **VMMC** LDO 1.8 V, 2.8 V, 3.0 V, 3.3 V 300 mA

Table 6-1. Power Sources

### 6.3 Embedded Power Controller

The embedded power controller manages the state of the device and controls the power-up sequence.

### 6.3.1 State-Machine

The EPC supports the following states:

**No supply:** The main battery supply voltage is not high enough to power the VRTC regulator. A global reset is asserted in this case. Everything on the device is off.

**Backup:** The main battery supply voltage is high enough to enable the VRTC domain but not enough to switch on all the resources. In this state, the VRTC regulator is in backup mode and only the 32-K oscillator and RTC module are operating (if enabled). All other resources are off or under reset.

**Off:** The main battery supply voltage is high enough to start the power-up sequence but device power on is not enabled. All power supplies are in OFF state except VRTC.

**Active:** Device power-on enable conditions are met and regulated power supplies are on or can be enabled with full current capability.

**Sleep:** Device SLEEP enable conditions are met and some selected regulated power supplies are in low-power mode.

Figure 6-1 shows the transitions of the state-machine.




Figure 6-1. Embedded Power Control State-Machine



### Device power-on enable conditions:

If none of the device power-on disable conditions is met, the following conditions are available to turn on and/or maintain the ON state of the device:

- PWRON signal low level.
- Or PWRHOLD signal high level.
- Or DEV\_ON control bit set to 1 (default inactive).
- Or interrupt flag active (default INT1 low) while the device is off (NRESPWRON = 0) generates a
  power-on enable condition during a fixed delay (T<sub>DOINT1</sub> pulse duration defined in Section 5.22.2,
  Power Control Timing).

The power-on enable condition pulse occurs only if the interrupt status bit is initially low (no previous identical interrupt pending in the status register).

The Interrupt sources expected when the device is off are:

- PWRON low-level interrupt (PWRON\_IT = 1 in INT\_STS\_REG register)
- PWRHOLD rising-edge interrupt (PWRHOLD IT = 1 in INT STS REG register)

The Interrupt sources expected if enabled when the device is off are:

- RTC Alarm interrupt (RTC ALARM IT = 1 or RTC PERIOD IT = 1 in INT STS REG register)
- First-time input voltage rising above VMBHI threshold (Boot mode or EEPROM dependent) and input voltage > VMBCH threshold (VMBCH\_IT = 1 in INT\_STS\_REG register).

GPIO\_CKSYNC cannot be used to turn on the device (OFF-to-ACTIVE state transition), even if its associated interrupt is not masked, but can be used as an interrupt source to wake up the device from SLEEP-to-ACTIVE state.

### Device power-on disable conditions:

- PWRON signal low level during more than the long-press delay: t<sub>dPWRONLP</sub> (can be disabled though register programming). The interrupt corresponding to this condition is PWRON\_LP\_IT in the INT\_STS\_REG register.
- Or Die temperature has reached the thermal shutdown threshold.
- Or DEV\_OFF or DEV\_OFF\_RST control bit set to 1 (value of DEV\_OFF is cleared when the device is in OFF state).

### **Device SLEEP enable conditions:**

- SLEEP signal low level (default, or high level depending on the programmed polarity)
- And DEV SLP control bit set to 1
- And interrupt flag inactive (default INT1 high): no nonmasked interrupt pending

The SLEEP state can be controlled by programming DEV\_SLP and keeping the SLEEP signal in the active polarity state, or it can be controlled through the SLEEP signal setting the DEV\_SLP bit to 1 once, after device turn-on.

TPS659105 TPS659106 TPS659107 TPS659108 TPS659109



## 6.3.2 Switch-On/-Off Sequences

The power sequence is the automated switching on of the device resources when an off-to-active transition takes place.

The device supports three embedded power sequences selectable by the device BOOT pins.

воото	BOOT1	Processor Supported
0	0	AM3517, AM3505
1	0	OMAP3 Family, AM3715/03, DM3730/25
0	1	EEPROM sequence

Details of the boot sequence timing are given in Section 5.22.1. EEPROM sequences can be used for specific power up sequence for corresponding application processor. For details of EEPROM sequence refer to the user guides on the product folder: <a href="http://focus.ti.com/docs/prod/folders/print/tps65910.html">http://focus.ti.com/docs/prod/folders/print/tps65910.html</a>.

### 6.3.3 Control Signals

### 6.3.3.1 SLEEP

When none of the device sleep-disable conditions are met, a falling edge (default, or rising edge, depending on the programmed polarity) of this signal causes an ACTIVE-to-SLEEP state transition of the device. A rising edge (default, or falling edge, depending on the programmed polarity) causes a transition back to ACTIVE state. This input signal is level sensitive and no debouncing is applied.

While the device is in SLEEP state, predefined resources are automatically set in their low-power mode or off. Resources can be kept in their active mode: (full-load capability), programming the SLEEP\_KEEP\_LDO\_ON and the SLEEP\_KEEP\_RES\_ON registers. These registers contain 1 bit per power resource. If the bit is set to 1, then that resource stays in active mode when the device is in SLEEP state. 32KCLKOUT is also included in the SLEEP\_KEEP\_RES\_ON register and the 32-kHz clock output is maintained in SLEEP state if the corresponding mask bit is set.

## 6.3.3.2 PWRHOLD

When none of the device power-on disable conditions are met, a rising edge of this signal causes an OFF-to-ACTIVE state transition of the device and a falling edge causes a transition back to OFF state. Typically, this signal is used to control the device in a slave configuration. It can be connected to the SYSEN output signal from other TPS659xx devices, or the NRESPWRON signal of another TPS65910 device. This input signal is level sensitive and no debouncing is applied.

A rising edge of PWRHOLD is highlighted though an associated interrupt.

### 6.3.3.3 BOOT0/BOOT1

These signals determine which processor the device is working with and hence which power-up sequence is needed. See Section 5.22.1 for more details. There is no debouncing on this input signal.

## 6.3.3.4 NRESPWRON

This signal is used as the reset to the processor. It is held low until the ACTIVE state is reached. See Section 5.22.2 to get detailed timing.

### 6.3.3.5 CLK32KOUT

This signal is the output of the 32K oscillator, which can be enabled or not during the power-on sequence, depending on the Boot mode. It can be enabled and disabled by register bit, during ACTIVE state of the device. CLK32KOUT output can also be enabled or not during SLEEP state of the device depending on the SLEEPMASK register programming.



#### 6.3.3.6 PWRON

A falling edge on this signal causes after t<sub>dbPWRONF</sub> debouncing delay (defined in Figure 5-4 and Table 5-5) an OFF-to-ACTIVE state or SLEEP-to-ACTIVE state transition of the device and makes the corresponding interrupt (PWRON\_IT) active. The PWRON input is connected to an external push-button. The built-in debouncing time defines a minimum button press duration that is required for button press detection. Any button press duration which is lower than this value is ignored, considered an accidental touch.

After an OFF-to-ACTIVE state transition, the PMIC maintains ACTIVE during  $t_{dOINT}$  delay, if the button is released. After this delay if none of the device enabling conditions is set by the processor supplied, the PMIC automatically turns off. If the button is not released, the PMIC maintains ACTIVE up to  $t_{dPWRONLPTO}$ , because PWRON low is a device enabling condition. After a SLEEP-to-ACTIVE state transition, the PMIC maintains ACTIVE as long as an interrupt is pending.

If the device is already in ACTIVE state, a PWRON low level makes the corresponding interrupt (PWRON\_IT) active.

When the PMIC is in ACTIVE mode, if the button is pressed for longer time than  $t_{dPWRONLP}$ , the PMIC generates the PWON\_LP\_IT interrupt. If the processor does not acknowledge the long press interrupt within a period of  $t_{dPWRONLPTO}$  –  $t_{dPWRONLP}$ , the PMIC goes to OFF mode and shuts down the DCDCs and LDOs.

#### 6.3.3.7 INT1

INT1 signal (default active low) warns the host processor of any event that occurred on the TPS65910 device. The host processor can then poll the interrupt from the interrupt status register through I<sup>2</sup>C to identify the interrupt source. A low level (default setting) indicates an active interrupt, highlighted in the INT\_STS\_REG register. The polarity of INT1 can be set by programming the IT\_POL control bit.

Any (not masked or masked) interrupt detection causes a POWER ON enable condition during a fixed delay t<sub>DOINT1</sub> (only) when the device is in OFF state (when NRESPWON signal is low). Any (not masked) interrupt detection is causing a device wakeup from SLEEP state up to acknowledge of the pending interrupt. Any of the interrupt sources can be masked by programming the INT\_MSK\_REG register. When an interrupt is masked, its corresponding interrupt status bit is still updated, but the INT1 flag is not activated.

Interrupt source masking can be used to mask a device switch-on event. Because interrupt flag active is a POWER ON enable condition during  $t_{\text{DOINT1}}$  delay, any interrupt not masked must be cleared to allow turn off of the device after the  $t_{\text{DOINT1}}$  POWER ON enable pulse duration.. See section: Interrupts, for interrupt sources definition.

## 6.3.3.8 SDASR\_EN2 and SCLSR\_EN1

SDASR\_EN2 and SCLSR\_EN1 are the data and clock signals of the serial control interface (SR-I<sup>2</sup>C) dedicated to SmartReflex applications. These signals can also be programmed to be used as enable signals of one or several supplies, when the device is on (NRESPWRON high). A resource assigned to SDASR\_EN2 or SCLSR\_EN1 control automatically disables the serial control interface.

Programming EN1\_LDO\_ASS\_REG, EN2\_LDO\_REG, and SLEEP\_KEEP\_LDO\_ON\_REG registers: SCLSR\_EN1 and SDASR\_EN2 signals can be used to control the turn on/off or sleep state of any LDO type supplies.

Programming EN1\_SMPS\_ASS\_REG, EN2\_SMPS\_ASS\_REG, and SLEEP\_KEEP\_RES\_ON registers: SCLSR\_EN1 and SDASR\_EN2 signals can be used to control the turn on/off or low-power state (PFM mode) of SMPS type supplies.

SDASR\_EN2 and SCLSR\_EN1 can be used to set output voltage of VDD1 and VDD2 SMPS from a roof to a floor value, preprogrammed in the VDD1\_OP\_REG, VDD2\_OP\_REG, and teh VDD1\_SR\_REG, VDD2\_SR\_REG registers. Tun-off of VDD1 and VDD2 can also be programmed either in VDD1 OP REG, VDD2 OP REG or in VDD1 SR REG, VDD2 SR REG registers.



When a supply is controlled through SCLSR\_EN1 or SCLSR\_EN2 signals, its state is no longer driven by the device SLEEP state.

## 6.3.3.9 GPIO\_CKSYNC

GPIO\_CKSYNC is a configurable open-drain digital I/O: directivity, debouncing delay and internal pullup can be programmed in the GPIOO\_REG register. GPIO\_CKSYNC cannot be used to turn on the device (OFF-to-ACTIVE state transition), even if its associated interrupt is not masked, but can be used as an interrupt source to wake up the device from SLEEP-to-ACTIVE state.

Programming DCDCCKEXT = 1, VDD1, VDD2, VIO, and VDD3 DC-DC switching can be synchronized using a 3-MHz clock set though the GPIO\_CKSYNC pin.

## 6.3.4 Dynamic Voltage Frequency Scaling and Adaptive Voltage Scaling Operation

Dynamic voltage frequency scaling (DVFS) operation: a supply voltage value corresponding to a targeted frequency of the digital core supplied is programmed in VDD1\_OP\_REG or VDD2\_OP\_REG registers.

The slew rate of the voltage supply reaching a new VDD1\_OP\_REG or VDD2\_OP\_REG programmed value is limited to 12.5 mV/µs, fixed value. Adaptative voltage scaling (AVS) operation: a supply voltage value corresponding to a supply voltage adjustment is programmed in VDD1\_SR\_REG or VDD2\_SR\_REG registers. The supply voltage is then intended to be tuned by the digital core supplied, based its performance self-evaluation. The slew rate of VDD1 or VDD2 voltage supply reaching a new programmed value is programmable though the VDD1\_REG or VDD2\_REG register, respectively.


A serial control interface (SR-I<sup>2</sup>C) is dedicated to SmartReflex applications such as DVFS and class 3 AVS, and thus gives access to the VDD1\_OP\_REG, VDD1\_SR\_REG, and VDD2\_OP\_REG, VDD2 SR REG register.

A general-purpose serial control interface (CTL-I<sup>2</sup>C) also gives access to these registers, if SR\_CTL\_I2C\_SEL control bit is set to 1 in the DEVCTRL\_REG register (default inactive).

Both control interfaces are compliant with HS-I<sup>2</sup>C specification (100 kbps, 400 kbps, or 3.4 Mbps).

Figure 6-2 shows an example of a SmartReflex operation. To optimize power efficiency, the voltage domains of the host processor uses the DVFS and AVS features provided by SmartReflex.





- (1) T<sub>SR</sub>: Time used by the SmartReflex controller
- (2) T<sub>I2C</sub>: Time used for data transfer through the I<sup>2</sup>C interface
- (3)  $T_{SMPS}$ : Time required by the SMPS to converge to new voltage value

Figure 6-2. SmartReflex Operation Example



### 6.4 32-kHz RTC Clock

The TPS65910 device can provide a 32-kHz clock to the platform through the CLK32KOUT output, the source of this 32-kHz clock can be:

- 32-kHz crystal connected from OSC32IN to OSC32KOUT pins
- A square-wave 32-kHz clock signal applied to OSC32IN input (OSC32KOUT kept floating).
- Internal 32-kHz RC oscillator, to reduce the BOM, if an accurate clock is not needed by the system.

Default selection of a 32-kHz RC oscillator versus 32-kHz crystal oscillator or external square-wave 32-kHz clock depends on the Boot mode or device version (EEPROM programming):

- BOOT1 = 0, BOOT0 = 1: quartz oscillator or external square wave 32-kHz clock default
- BOOT1 = 0, BOOT0 = 0: 32-kHz RC oscillator default

Switching from the 32-kHz RC oscillator to the 32-kHz crystal oscillator or external square-wave 32-kHz clock can also be programmed though DEVCTRL\_REG register, taking benefit of the shorter turn-on time of the internal RC oscillator.

Switching from the 32-kHz crystal oscillator or external square-wave clock to the RC oscillator is not supported.




Figure 6-3. Crystal Oscillator 32-kHz Clock



#### 6.5 RTC

The RTC, which is driven by the 32-kHz clock, provides the alarm and timekeeping functions. The RTC is kept supplied when the device is in the OFF or the BACKUP state.

The main functions of the RTC block are:

- Time information (seconds/minutes/hours) directly in binary-coded decimal (BCD) format
- Calendar information (Day/Month/Year/Day of the week) directly in BCD code up to year 2099
- Programmable interrupts generation: The RTC can generate two interrupts: a timer interrupt RTC\_PERIOD\_IT periodically (1s/1m/1h/1d period) and an alarm interrupt RTC\_ALARM\_IT at a precise time of the day (alarm function). These interrupts are enabled using IT\_ALARM and IT\_TIMER control bits. Periodically interrupts can be masked during the SLEEP period to avoid host interruption and are automatically unmasked after SLEEP wakeup (using the IT\_SLEEP\_MASK\_EN control bit).
- Oscillator frequency calibration and time correction




Figure 6-4. RTC Digital Section Block Diagram

# NOTE

INT\_ALARM can generate a wakeup of the platform.

INT\_TIMER cannot generate a wakeup of the platform.



## 6.5.1 Time Calendar Registers

All the time and calendar information are available in these dedicated registers, called TC registers. Values of the TC registers are written in BCD format.

- 1. Year data ranges from 00 to 99
  - Leap year = Year divisible by four (2000, 2004, 2008, 2012...)
  - Common year = other years
- 2. Month data ranges from 01 to 12
- 3. Day value ranges from:
  - 1 to 31 when months are 1, 3, 5, 7, 8, 10, 12
  - 1 to 30 when months are 4, 6, 9, 11
  - 1 to 29 when month is 2 and year is a leap year
  - 1 to 28 when month is 2 and year is a common year
- 4. Week value ranges from 0 to 6
- 5. Hour value ranges from 00 to 23 in 24-hour mode and ranges from 1 to 12 in AM/PM mode
- 6. Minutes value ranges from 0 to 59
- 7. Seconds value ranges from 0 to 59

To modify the current time, software writes the new time into TC registers to fix the time/calendar information. The DBB can write into TC registers without stopping the RTC. In addition, software can stop the RTC by clearing the STOP\_RTC bit of the control register and check the RUN bit of the status to be sure that the RTC is frozen. Then update TC values, and then restart the RTC by setting the STOP\_RTC bit.

Example: Time is 10H54M36S PM (PM\_AM mode set), 2008 September 5, previous register values are:

Register	Value
SECONDS_REG	0x36
MINUTES_REG	0x54
HOURS_REG	0x90
DAYS_REG	0x05
MONTHS_REG	0x09
YEARS_REG	0x08

The user can round to the closest minute, by setting the ROUND\_30S register bit. TC values are set to the closest minute value at the next second. The ROUND\_30S bit is automatically cleared when the rounding time is performed.

### **Example:**

- If current time is 10H59M45S, a round operation changes time to 11H00M00S.
- if current time is 10H59M29S, a round operation changes time to 10H59M00S.

### 6.5.2 General Registers

Software can access the RTC\_STATUS\_REG and RTC\_CTRL\_REG registers at any time (except for the RTC\_CTRL\_REG[5] bit, which must be changed only when the RTC is stopped).

### 6.5.3 Compensation Registers

The RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG registers must respect the available access period. These registers must be updated before each compensation process. For example, software can load the compensation value into these registers after each hour event, during an available access period.






Figure 6-5. RTC Compensation Scheduling

This drift can be balanced to compensate for any inaccuracy of the 32-kHz oscillator. Software must calibrate the oscillator frequency, calculate the drift compensation versus one time hour period; and then load the compensation registers with the drift compensation value. Indeed, if the AUTO\_COMP\_EN bit in the RTC\_CTRL\_REG is enabled, the value of COMP\_REG (in twos-complement) is added to the RTC 32-kHz counter at each hour and one second. When COMP\_REG is added to the RTC 32-kHz counter, the duration of the current second becomes (32768 - COMP\_REG)/32768s; so, the RTC can be compensated with a 1/32768 s/hour time unit accuracy.

NOTE
The compensation is considered once written into the registers.

## 6.6 Backup Battery Management

The device includes a back-up battery switch connecting the VRTC regulator input to a main battery (VCC7) or to a back-up battery (VBACKUP), depending on the batteries voltage value.

The VRTC supply can then be maintained during a BACKUP state as far as the input voltage is high enough (>VBNPR threshold). Below the VBNPR voltage threshold the digital core of the device is set under reset by internal signal POR (Power-on Reset).

The back-up domain functions which are always supplied from VRTC comprehend:

- The internal 32-kHz oscillator
- · Backup registers

The back-up battery can be charged from the main battery through an embedded charger. The back-up battery charge voltage and enable is controlled through BBCH\_REG register programming. This register content is maintained during the device Backup state.

Hence enabled the back-up battery charge is maintained as far as the main battery voltage is higher than the VMBLO threshold and the back-up battery voltage.



# 6.7 Backup Registers

As part of the RTC the device contains five 8-bit registers which can be used for storage by the application firmware when the external host is powered down. These registers retain their content as long as the VRTC is active.

## 6.8 I<sup>2</sup>C Interface

A general-purpose serial control interface (CTL-I<sup>2</sup>C) allows read and write access to the configuration registers of all resources of the system.

A second serial control interface (SR-I<sup>2</sup>C) is dedicated to SmartReflex applications such as DVFS or AVS.

Both control interfaces are compliant with HS-I<sup>2</sup>C specification.

These interfaces support the standard slave mode (100 Kbps), Fast mode (400 Kbps), and high-speed mode (3.4 Mbps). The general-purpose  $I^2C$  module using one slave hard-coded address (ID1 = 2Dh). The SmartReflex  $I^2C$  module uses one slave hard-coded address (ID0 = 12h). The master mode is not supported.

Addressing: Seven-bit mode addressing device

They do not support the following features:

- 10-bit addressing
- General call

# 6.9 Thermal Monitoring and Shutdown

A thermal protection module monitors the junction temperature of the device versus two thresholds:

- Hot-die temperature threshold
- Thermal shutdown temperature threshold

When the hot-die temperature threshold is reached an interrupt is sent to software to close the noncritical running tasks.

When the thermal shutdown temperature threshold is reached, the TPS65910 device is set under reset and a transition to OFF state is initiated. Then the power-on enable conditions of the device is not considered until the die temperature has decreased below the hot-die threshold. An hysteresis is applied to the hot-die and shutdown threshold, when detecting a falling edge of temperature, and both detection are debounced to avoid any parasitic detection. The TPS65910 device allows programming of four hot-die temperature thresholds to increase the flexibility of the system.

By default, the thermal protection is enabled in ACTIVE state, but can be disabled through programming register THERM\_REG. The thermal protection can be enabled in SLEEP state programming register SLEEP\_KEEP\_RES\_ON. The thermal protection is automatically enabled during an OFF-to-ACTIVE state transition and is kept enabled in OFF state after a switch-off sequence caused by a thermal shutdown event. Transition to OFF state sequence caused by a thermal shutdown event is highlighted in the INT\_STS\_REG status register. Recovery from this OFF state is initiated (switch-on sequence) when the die temperature falls below the hot-die temperature threshold.

Hot-die and thermal shutdown temperature threshold detections state can be monitored or masked by reading or programming the THERM\_REG register. Hot-die interrupt can be masked by programming the INT\_MSK\_REG register.



# 6.10 Interrupts

## **Table 6-2. Interrupt Sources**

Interrupt	Description
RTC_ALARM_IT	RTC alarm event: Occurs at programmed determinate date and time
	(running in ACTIVE, OFF, and SLEEP state, default inactive)
RTC_PERIOD_IT	RTC periodic event: Occurs at programmed regular period of time (every second or minute) (running in ACTIVE, OFF, and SLEEP state, default inactive)
HOT_DIE_IT	The embedded thermal monitoring module has detected a die temperature above the hot-die detection threshold (running in ACTIVE and SLEEP state)
	Level sensitive interrupt.
PWRHOLD_IT	PWRHOLD signal rising edge
PWRON_LP_IT	PWRON is low during more than the long-press delay: t <sub>dPWRONLP</sub> (can be disable though register programming).
PWRON_IT	PWRON is low while the device is on (running in ACTIVE and SLEEP state) or PWON was low while the device was off (causing a device turn-on). Level-sensitive interrupt
VMBHI_IT	The battery voltage rise above the VMBHI threshold: NOSUPPLY to Off or Backup-to-Off device states transition (first battery plug or battery voltage bounce detection). This interrupt source can be disabled through EEPROM programming (VMBHI_IT_DIS). Edge-sensitive interrupt
VMBDCH_IT	The battery voltage falls down below the VMBDCH threshold(running in ACTIVE and SLEEP state, if enabled programming VMBCH_VSEL). Edge-sensitive interrupt
GPIO0_R_IT	GPIO_CKSYNC rising-edge detection (available in ACTIVE and SLEEP state)
GPIO0_F_IT	GPIO_CKSYNC falling-edge detection (available in ACTIVE and SLEEP state)

INT1 signal (active low) warns the host processor of any event that occurred on the TPS65910 device. The host processor can then poll the interrupt from the interrupt status register via I<sup>2</sup>C to identify the interrupt source. Each interrupt source can be individually masked via the interrupt mask register.

# 6.11 Package Description

The following are the package descriptions of the TPS65910 PMU devices:

· Package type:

Package	TPS65910		
Туре	RSL QFN-N48		
Size (mm)	6x6		
Substrate layers	1 layer		
Pitch ball array (mm)	0.4 mm		
ViP (via-in-pad)	No		
Number of balls	48		
Thickness (mm) (max height including balls)	1		
Others	Green, ROHS-compliant		

Moisture sensitivity level target: JEDEC MSL3 at 260°C



# 6.12 Functional Registers

# 6.12.1 TPS65910\_FUNC\_REG Registers Mapping Summary

# Table 6-3. TPS65910\_FUNC\_REG Register Summary

Register Name	Туре	Register Width (Bits)	Register Reset	Address Offset
SECONDS_REG	RW	8	0x00	0x00
MINUTES_REG	RW	8	0x00	0x01
HOURS_REG	RW	8	0x00	0x02
DAYS_REG	RW	8	0x01	0x03
MONTHS_REG	RW	8	0x01	0x04
YEARS_REG	RW	8	0x00	0x05
WEEKS_REG	RW	8	0x00	0x06
ALARM_SECONDS_REG	RW	8	0x00	0x08
ALARM_MINUTES_REG	RW	8	0x00	0x09
ALARM_HOURS_REG	RW	8	0x00	0x0A
ALARM_DAYS_REG	RW	8	0x01	0x0B
ALARM_MONTHS_REG	RW	8	0x01	0x0C
ALARM_YEARS_REG	RW	8	0x00	0x0D
RTC_CTRL_REG	RW	8	0x00	0x10
RTC_STATUS_REG	RW	8	0x80	0x11
RTC_INTERRUPTS_REG	RW	8	0x00	0x12
RTC_COMP_LSB_REG	RW	8	0x00	0x13
RTC_COMP_MSB_REG	RW	8	0x00	0x14
RTC_RES_PROG_REG	RW	8	0x27	0x15
RTC_RESET_STATUS_REG	RW	8	0x00	0x16
BCK1_REG	RW	8	0x00	0x17
BCK2_REG	RW	8	0x00	0x18
BCK3_REG	RW	8	0x00	0x19
BCK4_REG	RW	8	0x00	0x1A
BCK5_REG	RW	8	0x00	0x1B
PUADEN_REG	RW	8	0x9F	0x1C
REF_REG	RW	8	0x01	0x1D
VRTC_REG	RW	8	0x01	0x1E
VIO_REG	RW	8	0x00	0x20
VDD1_REG	RW	8	0x0C	0x21
VDD1_OP_REG	RW	8	0x00	0x22
VDD1_SR_REG	RW	8	0x00	0x23
VDD2_REG	RW	8	0x04	0x24
VDD2_OP_REG	RW	8	0x00	0x25
VDD2_SR_REG	RW	8	0x00	0x26
VDD3_REG	RW	8	0x04	0x27
VDIG1_REG	RW	8	0x00	0x30
VDIG2_REG	RW	8	0x00	0x31
VAUX1_REG	RW	8	0x00	0x32
VAUX2_REG	RW	8	0x00	0x33
VAUX33_REG	RW	8	0x00	0x34
VMMC_REG	RW	8	0x00	0x35
VPLL_REG	RW	8	0x00	0x36
VDAC_REG	RW	8	0x00	0x37



# Table 6-3. TPS65910\_FUNC\_REG Register Summary (continued)

Register Name	Туре	Register Width (Bits)	Register Reset	Address Offset	
THERM_REG	RW	8	0x0D	0x38	
BBCH_REG	RW	8	0x00	0x39	
DCDCCTRL_REG	RW	8	0x3B	0x3E	
DEVCTRL_REG	RW	8	0x40	0x3F	
DEVCTRL2_REG	RW	8	0x34	0x40	
SLEEP_KEEP_LDO_ON_REG	RW	8	0x00	0x41	
SLEEP_KEEP_RES_ON_REG	RW	8	0x00	0x42	
SLEEP_SET_LDO_OFF_REG	RW	8	0x00	0x43	
SLEEP_SET_RES_OFF_REG	RW	8	0x00	0x44	
EN1_LDO_ASS_REG	RW	8	0x00	0x45	
EN1_SMPS_ASS_REG	RW	8	0x00	0x46	
EN2_LDO_ASS_REG	RW	8	0x00	0x47	
EN2_SMPS_ASS_REG	RW	8	0x00	0x48	
RESERVED	RW	8	0x00	0x49	
RESERVED	RW	8	0x00	0x4A	
INT_STS_REG	RW	8	0x00	0x50	
INT_MSK_REG	RW	8	0x02	0x51	
INT_STS2_REG	RW	8	0x00	0x52	
INT_MSK2_REG	RW	8	0x00	0x53	
GPIO0_REG	RW	8	0x0A	0x60	
JTAGVERNUM REG	RO	8	0x00	0x80	



# 6.12.2 TPS65910\_FUNC\_REG Register Descriptions

# Table 6-4. SECONDS\_REG

Address Offset		0x00					
Physical Addres	ss			Instance			
Description		RTC register for	seconds				
Туре		RW					
7	6	5	4	3	2	1	0
Reserved		SEC1 SEC0					

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	SEC1	Second digit of seconds (range is 0 up to 5)	RW	0x0
3:0	SEC0	First digit of seconds (range is 0 up to 9)	RW	0x0

## Table 6-5. MINUTES\_REG

Address Offset		0x01					
Physical Addres	ss			Instance			
Description		RTC register for minutes					
Туре		RW					
7	6	5	4	3	2	1	0
Reserved		MIN1		MIN0			

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	MIN1	Second digit of minutes (range is 0 up to 5)	RW	0x0
3:0	MIN0	First digit of minutes (range is 0 up to 9)	RW	0x0

# Table 6-6. HOURS\_REG

Address Offset		0x02					
Physical Addres	ss			Instance			
Description		RTC register for hours					
Туре		RW					
7	6	5	4	3	2	1	0
PM_NAM	Reserved	НС	UR1	HOUR0			

Bits	Field Name	Description	Туре	Reset
7	PM_NAM	Only used in PM_AM mode (otherwise it is set to 0) 0 is AM 1 is PM	RW	0
6	Reserved	Reserved bit	RO R returns 0s	0
5:4	HOUR1	Second digit of hours (range is 0 up to 2)	RW	0x0
3:0	HOUR0	First digit of hours (range is 0 up to 9)	RW	0x0

60



## Table 6-7. DAYS\_REG

Address Offset		0x03					
Physical Address	5			Instance			
Description		RTC register for days					
Туре		RW					
7	6	5	4	3	2	1	0
Reser	Reserved		DAY1		DAY0		

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5:4	DAY1	Second digit of days (range is 0 up to 3)	RW	0x0
3:0	DAY0	First digit of days (range is 0 up to 9)	RW	0x1

# Table 6-8. MONTHS\_REG

Address Offset		0x04					
Physical Address	5			Instance			
Description		RTC register for months					
Туре		RW					
7	6	5	4	3	2	1	0
Reserved			MONTH1		MON	TH0	

Bits	Field Name	Description	Туре	Reset
7:5	Reserved	Reserved bit	RO R returns 0s	0x0
4	MONTH1	Second digit of months (range is 0 up to 1)	RW	0
3:0	MONTH0	First digit of months (range is 0 up to 9)	RW	0x1

# Table 6-9. YEARS\_REG

Address Offset		0x05					
Physical Address	<b>S</b>			Instance			
Description		RTC register for	day of the week				
Туре		RW					
7	6	5	4	3	2	1	0
	YEA	AR1			YEA	R0	

Bits	Field Name	Description	Туре	Reset
7:4	YEAR1	Second digit of years (range is 0 up to 9)	RW	0x0
3:0	YEAR0	First digit of years (range is 0 up to 9)	RW	0x0



## Table 6-10. WEEKS\_REG

Address Offset		0x06					
Physical Addres	s			Instance			
<b>Description</b> RTC register for day of the we							
Туре		RW					
7	6	5	4	3	2	1	0
		Reserved				WEEK	

Bits	Field Name	Description	Туре	Reset
7:3	Reserved	Reserved bit	RO R returns 0s	0x00
2:0	WEEK	First digit of day of the week (range is 0 up to 6)	RW	0

# Table 6-11. ALARM\_SECONDS\_REG

	80x0							
ss	Instance							
Description RTC register for alarm programming for seconds								
	RW							
6	5	4	3	2	1	0		
	ALARM_SEC1			ALARM	_SEC0			
		RTC register for RW	RTC register for alarm programmi RW 6 5 4	RTC register for alarm programming for seconds RW  6 5 4 3	RTC register for alarm programming for seconds RW  6 5 4 3 2	RTC register for alarm programming for seconds RW  6 5 4 3 2 1		

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	ALARM_SEC1	Second digit of alarm programming for seconds (range is 0 up to 5)	RW	0x0
3:0	ALARM_SEC0	First digit of alarm programming for seconds (range is 0 up to 9)	RW	0x0

# Table 6-12. ALARM\_MINUTES\_REG

Address Offset		0x09								
Physical Addres	ss		Instance							
Description RTC register for alarm programming for minutes										
Туре		RW								
7	6	5	4	3	2	1	0			
Reserved		ALARM_MIN1			ALARM	I_MIN0				

Bits	Field Name	Description	Type	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	ALARM_MIN1	Second digit of alarm programming for minutes (range is 0 up to 5)	RW	0x0
3:0	ALARM_MIN0	First digit of alarm programming for minutes (range is 0 up to 9)	RW	0x0



## Table 6-13. ALARM\_HOURS\_REG

Address Offset		0x0A					
Physical Address				Instance			
Description	<b>Description</b> RTC register for alarm programming for hours						
Туре		RW					
7	6	5	4	3	2	1	0
ALARM_PM_N AM	Reserved ALARM_HOUR1 ALARM_HOUR0						

			_	_
Bits	Field Name	Description	Type	Reset
7	ALARM_PM_NAM	Only used in PM_AM mode for alarm programming (otherwise it is set to 0) 0 is AM 1 is PM	RW	0
6	Reserved	Reserved bit	RO R returns 0s	0
5:4	ALARM_HOUR1	Second digit of alarm programming for hours (range is 0 up to 2)	RW	0x0
3:0	ALARM_HOUR0	First digit of alarm programming for hours (range is 0 up to 9)	RW	0x0

# Table 6-14. ALARM\_DAYS\_REG

Address Offset		0x0B						
Physical Address	S	Instance						
Description		RTC register for	RTC register for alarm programming for days					
Туре		RW						
7	6	5	4	3	2	1	0	
Reserved		ALARM_DAY1 ALARM_DAY0						

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R Special	0x0
5:4	ALARM_DAY1	Second digit of alarm programming for days (range is 0 up to 3)	RW	0x0
3:0	ALARM_DAY0	First digit of alarm programming for days (range is 0 up to 9)	RW	0x1

# Table 6-15. ALARM\_MONTHS\_REG

Address Offset	t	0x0C					_
Physical Addre	ess		1	Instance			
Description		RTC register for	r alarm programming	for months			
Туре		RW					
7	6	5	4	3	2	1	0
	Reserved		ALARM_MONT H1		ALARM_I	MONTH0	

Bits	Field Name	Description	Туре	Reset
7:5	Reserved	Reserved bit	RO R returns 0s	0x0
4	ALARM_MONTH1	Second digit of alarm programming for months (range is 0 up to 1)	RW	0
3:0	ALARM_MONTH0	First digit of alarm programming for months (range is 0 up to 9)	RW	0x1



## Table 6-16. ALARM\_YEARS\_REG

Address Offset		0x0D					
Physical Address				Instance			
Description	<b>Description</b> RTC register for alarm programming for years						
Туре		RW					
7	6	5	4	3	2	1	0
	ALAR	M_YEAR1			ALARM_	_YEAR0	

В	3its	Field Name	Description	Туре	Reset
7	7:4	ALARM_YEAR1	Second digit of alarm programming for years (range is 0 up to 9)	RW	0x0
3	3:0	ALARM_YEAR0	First digit of alarm programming for years (range is 0 up to 9)	RW	0x0

# Table 6-17. RTC\_CTRL\_REG

Address Offset		0x10					
Physical Addres	Physical Address Instance						
Description		RTC control register:  NOTES: A dummy read of this register is necessary before each I <sup>2</sup> C read in order to update the ROUND_30S bit value.					
Туре		RW					
7	6	5	4	3	2	1	0
RTC_V_OPT	GET_TIME	SET_32_COUN TER	TEST_MODE	MODE_12_24	AUTO_COMP	ROUND_30S	STOP_RTC

Bits	Field Name	Description	Type	Reset
7	RTC_V_OPT	RTC date / time register selection: 0: Read access directly to dynamic registers (SECONDS_REG, MINUTES_REG, HOURS_REG, DAYS_REG, MONTHS_REG, YEAR_REG, WEEKS_REG) 1: Read access to static shadowed registers: (see GET_TIME bit).	RW	0
6	GET_TIME	When writing a 1 into this register, the content of the dynamic registers (SECONDS_REG, MINUTES_REG, HOURS_REG, DAYS_REG, MONTHS_REG, YEAR_REG and WEEKS_REG) is transferred into static shadowed registers. Each update of the shadowed registers needs to be done by re-asserting GET_TIME bit to 1 (that is, reset it to 0 and then re-write it to 1)	RW	0
5	SET_32_COUNTER	0: No action 1: set the 32-kHz counter with COMP_REG value. It must only be used when the RTC is frozen.	RW	0
4	TEST_MODE	Standard mode     Standard mode     Standard mode (Auto compensation is enable when the 32kHz counter reaches at its end)	RW	0
3	MODE_12_24	O: 24 hours mode 1: 12 hours mode (PM-AM mode) It is possible to switch between the two modes at any time without disturbed the RTC, read or write are always performed with the current mode.	RW	0
2	AUTO_COMP	No auto compensation     Auto compensation enabled	RW	0
1	ROUND_30S	0: No update 1: When a one is written, the time is rounded to the closest minute. This bit is a toggle bit, the micro-controller can only write one and RTC clears it. If the micro-controller sets the ROUND_30S bit and then read it, the micro-controller will read one until the rounded to the closet.	RW	0
0	STOP_RTC	0: RTC is frozen 1: RTC is running	RW	0



# Table 6-18. RTC\_STATUS\_REG

Address Offset		0x11					
Physical Addres	s			Instance			
<b>Description</b> RTC status register:  NOTES: A dummy read of this register is necessary before each I <sup>2</sup> C read in order to update the register value.				odate the status			
Туре		RW					
7	6	5	4	3	2	1	0
POWER_UP ALARM		EVENT_1D	EVENT_1H	EVENT_1M	EVENT_1S	RUN	Reserved

Bits	Field Name	Description	Туре	Reset
7	POWER_UP	Indicates that a reset occurred (bit cleared to 0 by writing 1). POWER_UP is set by a reset, is cleared by writing one in this bit.	RW	1
6	ALARM	Indicates that an alarm interrupt has been generated (bit clear by writing 1).  The alarm interrupt keeps its low level, until the micro-controller write 1 in the ALARM bit of the RTC_STATUS_REG register.  The timer interrupt is a low-level pulse (15 µs duration).	RW	0
5	EVENT_1D	One day has occurred	RO	0
4	EVENT_1H	One hour has occurred	RO	0
3	EVENT_1M	One minute has occurred	RO	0
2	EVENT_1S	One second has occurred	RO	0
1	RUN	O: RTC is frozen I: RTC is running This bit shows the real state of the RTC, indeed because of STOP_RTC signal was resynchronized on 32-kHz clock, the action of this bit is delayed.	RO	0
0	Reserved	Reserved bit	RO R returns 0s	0

# Table 6-19. RTC\_INTERRUPTS\_REG

**Address Offset** 0x12 **Physical Address** Instance Description RTC interrupt control register Type RW7 6 5 3 2 0 IT\_SLEEP\_MA Reserved IT\_ALARM IT\_TIMER **EVERY** SK EN

Bits	Field Name	Description	Туре	Reset
7:5	Reserved	Reserved bit	RO R returns 0s	0x0
4	IT_SLEEP_MASK_E N	1: Mask periodic interrupt while the TPS65910 device is in SLEEP mode. Interrupt event is back up in a register and occurred as soon as the TPS65910 device is no more in SLEEP mode.  0: Normal mode, no interrupt masked	RW	0
3	IT_ALARM	Enable one interrupt when the alarm value is reached (TC ALARM registers) by the TC registers	RW	0
2	IT_TIMER	Enable periodic interrupt 0: interrupt disabled 1: interrupt enabled	RW	0



Bits	Field Name	Description	Туре	Reset
1:0	EVERY	Interrupt period 00: every second 01: every minute 10: every hour 11: every day	RW	0x0

# Table 6-20. RTC\_COMP\_LSB\_REG

Address Offset		0x13					
Physical Address				Instance			
Description	RTC compensation register (LSB)  Notes: This register must be written in 2-complement.  This means that to add one 32kHz oscillator period every hour, micro-controller needs to write FFFF in RTC_COMP_MSB_REG & RTC_COMP_LSB_REG.  To remove one 32-kHz oscillator period every hour, micro-controller needs to write 0001 into RTC_COMP_MSB_REG & RTC_COMP_LSB_REG.  The 7FFF value is forbidden.						
Туре		RW					
7	6	5	4	3	2	1	0
			RTC_CO	MP_LSB			

Bits	Field Name	Description	Туре	Reset
7:0	RTC_COMP_LSB	This register contains the number of 32-kHz periods to be added into the 32-kHz counter every hour [LSB]	RW	0x00

## Table 6-21. RTC\_COMP\_MSB\_REG

Address Offset		0x14					
Physical Address	s			Instance			
Description RTC compensation register (MSB) Notes: See RTC_COMP_LSB_REG Notes.							
Туре		RW					
7	6	5	4	3	2	1	0
RTC_COMP_MSB							

Bits	Field Name	Description	Туре	Reset
7:0	RTC_COMP_MSB	This register contains the number of 32-kHz periods to be added into the 32-kHz counter every hour [MSB]	RW	0x00

## Table 6-22. RTC\_RES\_PROG\_REG

Address Offset		0x15	x15				
Physical Addres	ss			Instance			
<b>Description</b> RTC register containing oscillator resistance value							
Туре		RW					
7	6	5	4	3	2	1	0
Rese	erved			SW_RES	S_PROG		

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5:0	SW_RES_PROG	Value of the oscillator resistance	RW	0x27

66



# Table 6-23. RTC\_RESET\_STATUS\_REG

Address Offset	ddress Offset 0x16						
Physical Addre	Physical Address			Instance			
Description	escription RTC register for reset status						
Туре		RW					
7	6	5	4	3	2	1	0
			Reserved				RESET_STAT US

Bits	Field Name	Description	Туре	Reset
7:1	Reserved	Reserved bit	RO	0x0
			R returns 0s	
0	RESET_STATUS		RW	0x0

# Table 6-24. BCK1\_REG

Address Offset		0x17					
Physical Address Instance							
Description	Description  Backup register which can be used for storage by the application firmware when the external host is powered down. These registers will retain their content as long as the VRTC is active.					ternal host is	
Туре		RW					
7 6 5 4 3 2 1					0		
			BCI	KUP			

Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00

# Table 6-25. BCK2\_REG

Address Offset		0x18							
Physical Address			Instance						
Description		Backup register which can be used for storage by the application firmware when the external host is powered down. These registers will retain their content as long as the VRTC is active.							
Туре		RW							
7	6 5 4 3 2 1 0								
BCKUP									

Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00



## Table 6-26. BCK3\_REG

Address Offset		0x19						
Physical Address		Instance						
Description		Backup register which can be used for storage by the application firmware when the external host is powered down. These registers will retain their content as long as the VRTC is active.						
Туре		RW						
7	6 5 4 3 2 1 0						0	
			BCI	KUP				

Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00

# Table 6-27. BCK4\_REG

Address Offset 0x1A							
Physical Address Instance							
<b>Description</b> Backup register which can be used for storage by the application firmware when the external hospowered down. These registers will retain their content as long as the VRTC is active.					ternal host is		
Туре		RW					
7	6	5	4	3	2	1	0
			BCI	KUP			

Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00

## Table 6-28. BCK5\_REG

Address Offset		0x1B					
Physical Address	s			Instance			
Description	<b>Description</b> Backup register which can be used for storage by the application firmware when the external host is powered down. These registers will retain their content as long as the VRTC is active.						ernal host is
Туре		RW					
7	6	5	4	3	2	1	0
			BCł	KUP			

Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00



# Table 6-29. PUADEN\_REG

Address Offset		0x1C					
Physical Addre	ss			Instance			
Description		Pull-up/pull-dow	n control register.				
Туре		RW					
7	6	5	4	3	2	1	0
RESERVED	I2CCTLP	I2CSRP	PWRONP	SLEEPP	PWRHOLDP	BOOT1P	BOOT0P

Bits	Field Name	Description	Туре	Reset
7	RESERVED	Reserved bit	RW	1
6	I2CCTLP	SDACTL and SCLCTL pull-up control: 1: Pull-up is enabled 0: Pull-up is disabled	RW	0
5	I2CSRP	SDASR and SCLSR pull-up control: 1: Pull-up is enabled 0: Pull-up is disabled	RW	0
4	PWRONP	PWRON pad pull-up control: 1: Pull-up is enabled 0: Pull-up is disabled	RW	1
3	SLEEPP	SLEEP pad pull-down control: 1: Pull-down is enabled 0: Pull-down is disabled	RW	1
2	PWRHOLDP	PWRHOLD pad pull-down control: 1: Pull-down is enabled 0: Pull-down is disabled	RW	1
1	BOOT1P	BOOT1 pad control: 1: Pull-down is enabled 0: Pull-down is disabled	RW	1
0	BOOT0P	BOOT0 pad control: 1: Pull-down is enabled 0: Pull-down is disabled	RW	1

## Table 6-30. REF\_REG

Address Offset		0x1D					
Physical Address				Instance			
Description		Reference contro	ol register				
Туре		RW					
7	6	5	4	3	2	1	0
	Res	served		VMBC	H_SEL	5	ST

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	VMBCH_SEL	Main Battery comparator VMBCH programmable threshold (EEPROM bits):  VMBCH_SEL[1:0] = 00 : bypass  VMBCH_SEL[1:0] = 01 : VMBCH = 2.8 V  VMBCH_SEL[1:0] = 10 : VMBCH = 2.9 V  VMBCH_SEL[1:0] = 11 : VMBCH = 3.0 V	RW	0x0
1:0	ST	Reference state: ST[1:0] = 00 : Off ST[1:0] = 01 : On high power (ACTIVE) ST[1:0] = 10 : Reserved ST[1:0] = 11 : On low power (SLEEP) (Write access available in test mode only)	RO	0x1



## Table 6-31. VRTC\_REG

Address Offset 0x1E							
Physical Address Instance							
<b>Description</b> VRTC internal regulator control register							
Туре		RW					
7	6	5	4	3	2	1	0
	Rese	erved		VRTC_OFFMA SK	Reserved	S	ST.

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3	VRTC_OFFMASK	VRTC internal regulator off mask signal: when 1, the regulator keeps its full-load capability during device OFF state. when 0, the regulator will enter in low-power mode during device OFF state.(EEPROM bit)	RW	0
2	Reserved	Reserved bit	RO R returns 0s	0
1:0	ST	Reference state: ST[1:0] = 00 : Reserved ST[1:0] = 01 : On high power (ACTIVE) ST[1:0] = 10 : Reserved ST[1:0] = 11 : On low power (SLEEP) (Write access available in test mode only)	RO	0x1

# Table 6-32. VIO\_REG

ILMAX		Rese	erved	s	EL	S	T
7	6	5	4	3	2	1	0
Туре		RW					
<b>Description</b> VIO control register							
Physical Address				Instance			
Address Offset 0x20							

Bits	Field Name	Description	Туре	Reset
7:6	ILMAX	Select maximum load current: when 00: 0.5 A when 01: 1.0 A when 10: 1.0 A when 11: 1.0 A	RW	0x0
5:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Output voltage selection (EEPROM bits):  SEL[1:0] = 00 : 1.5 V  SEL[1:0] = 01 : 1.8 V  SEL[1:0] = 10 : 2.5 V  SEL[1:0] = 11 : 3.3 V	RW	See (1)
1:0	ST	Supply state (EEPROM bits):  ST[1:0] = 00 : Off  ST[1:0] = 01 : On high power (ACTIVE)  ST[1:0] = 10 : Off  ST[1:0] = 11 : On low power (SLEEP)  (Write access available in test mode only)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.



# Table 6-33. VDD1\_REG

Address Offset		0x21					
Physical Address				Instance			
Description		VDD1 control reg	ister				
Туре	Туре						
7 6		5	4	3	2	1	0
VGAIN_SEL		ILMAX	TSTEP			ST .	

Bits	Field Name	Description	Туре	Reset
7:6	VGAIN_SEL	Select output voltage multiplication factor: G (EEPROM bits): when 00: x1 when 01: x1 when 10: x2 when 11: x3	RW	0x0
5	ILMAX	Select maximum load current: when 0: 1.0 A when 1: 1.5 A	RW	0
4:2	TSTEP	Time step: when changing the output voltage, the new value is reached through successive 12.5 mV voltage steps (if not bypassed). The equivalent programmable slew rate of the output voltage is then:	RW	0x3
1:0	ST	Supply state (EEPROM bits):  ST[1:0] = 00 : Off  ST[1:0] = 01 : On, high power mode  ST[1:0] = 10 : Off  ST[1:0] = 11 : On, low power mode	RW	0x0



### Table 6-34. VDD1\_OP\_REG

Address Offset		0x22						
Physical Addre	ss	Instance						
Description					martreflex I <sup>2</sup> C inte	rfaces depending	on	
Туре		RW						
7 6		5	4	3	2	1	0	
CMD				SEL				

Bits	Field Name	Description	Туре	Reset
7	CMD	Smart-Reflex command: when 0: VDD1_OP_REG voltage is applied when 1: VDD1_SR_REG voltage is applied	RW	0
6:0	SEL	Output voltage (EEPROM bits) selection with GAIN_SEL = 00 (G = 1, 12.5 mV per LSB): $SEL[6:0] = 1001011$ to 11111111 : 1.5 V	RW	See <sup>(1)</sup>
		 SEL[6:0] = 0111111 : 1.35 V		
		SEL[6:0] = 0110011 : 1.2 V		
		SEL[6:0] = 0000001 to 0000011 : 0.6 V SEL[6:0] = 0000000 : Off (0.0 V) Note: from SEL[6:0] = 3 to 75 (dec) Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G		

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.

# Table 6-35. VDD1\_SR\_REG

Address Offset		0x23						
Physical Address		Instance						
Description				both control and si	martreflex I <sup>2</sup> C inte	rfaces depending	on	
Туре	Туре							
7 6		5	4	3	2	1	0	
Reserved				SEL				

Bits	Field Name	Description	Type	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:0	SEL	Output voltage (EEPROM bits) selection with GAIN_SEL = $00$ (G = 1, 12.5 mV per LSB): SEL[6:0] = $1001011$ to $11111111$ : $1.5$ V	RW	See <sup>(1)</sup>
		 SEL[6:0] = 01111111 : 1.35V		
		 SEL[6:0] = 0110011 : 1.2V		
		SEL[6:0] = 0000001 to 0000011 : 0.6V SEL[6:0] = 0000000 : Off (0.0V) Note: from SEL[6:0] = 3 to 75 (dec) Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G		

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.



#### Table 6-36. VDD2\_REG

Address Offset		0x24					
Physical Address	s	Instance					
Description		VDD2 control reg	ister				
Туре		RW					
7	6	5	4	3	2	1	0
VGAIN	_SEL	ILMAX		TSTEP		S	ST .

Bits	Field Name	Description	Туре	Reset
7:6	VGAIN_SEL	Select output voltage multiplication factor: G (EEPROM bits): when 00: x1 when 01: x1 when 10: x2 when 11: x3	RW	0x0
5:4	ILMAX	Select maximum load current: when 0: 1.0 A when 1: 1.5 A	RW	0
3:2	TSTEP	Time step: when changing the output voltage, the new value is reached through successive 12.5 mV voltage steps (if not bypassed). The equivalent programmable slew rate of the output voltage is then:	RW	0x1
1:0	ST	Supply state (EEPROM bits):  ST[1:0] = 00 : Off  ST[1:0] = 01 : On, high power mode  ST[1:0] = 10 : Off  ST[1:0] = 11 : On, low power mode	RW	0x0



#### Table 6-37. VDD2\_OP\_REG

Address Offset		0x25							
Physical Addre	ss	Instance							
Description		VDD2 voltage se This register can SR_CTL_I2C_SE	be accessed by I		martreflex I <sup>2</sup> C inte	rfaces depending	on		
Туре		RW							
7	6	5	4	3	2	1	0		
CMD				SEL					

Bits	Field Name	Description	Туре	Reset
7	CMD	Smart-Reflex command: when 0: VDD2_OP_REG voltage is applied when 1: VDD2_SR_REG voltage is applied	RW	0
6:0	SEL	Output voltage (EEPROM bits) selection with GAIN_SEL = 00 (G = 1, 12.5 mV per LSB): $SEL[6:0] = 1001011$ to $11111111 : 1.5 V$	RW	See (1)
		 SEL[6:0] = 01111111 : 1.35 V		
		SEL[6:0] = 0110011 : 1.2 V		
		SEL[6:0] = 0000001 to 0000011 : 0.6 V SEL[6:0] = 0000000 : Off (0.0 V) Note: from SEL[6:0] = 3 to 75 (dec) Vout= (SEL[6:0] × 12.5 mV + 0.5625 V) × G		

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.

#### Table 6-38. VDD2\_SR\_REG

Address Offset		0x26					
Physical Addres	ss			Instance			
Description		This register can	election register fo be accessed by l EL register bit valu	both control and si	martreflex I <sup>2</sup> C inte	rfaces depending	on
Туре		RW					
7	6	5	4	3	2	1	0
Reserved				SEL			

Bits	Field Name	Description	Type	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:0	SEL	Output voltage (EEPROM bits) selection with GAIN_SEL = 00 (G = 1, 12.5 mV per LSB): $SEL[6:0] = 1001011$ to 11111111: 1.5 V	RW	See <sup>(1)</sup>
		SEL[6:0] = 0111111: 1.35V		
		 SEL[6:0] = 0110011: 1.2V		
		SEL[6:0] = 0000001 to 0000011: 0.6V SEL[6:0] = 0000000: Off (0.0V) Note: from SEL[6:0] = 3 to 75 (dec) Vout= (SEL[6:0] × 12.5 mV + 0.5625 V) ×G		

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.



#### Table 6-39. VDD3\_REG

Address Offset		0x27					
Physical Address	3			Instance			
Description		This register can SR_CTL_I2C_SE	lection register for be accessed by b EL register bit valu	ooth control and	smartreflex I <sup>2</sup> C inter	faces depending	on
Туре		RW					
7	6	5	4	3	2	1	0
		Reserved			CKINEN	S	Τ

Bits	Field Name	Description	Туре	Reset
7:3	Reserved	Reserved bit	RO R returns 0s	0x00
2	CKINEN	Enable 1MHz clock synchronization	RW	1
1:0	ST	Supply state (EEPROM bits):  ST[1:0] = 00 : Off  ST[1:0] = 01 : On high power (ACTIVE)  ST[1:0] = 10 : Off  ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

#### Table 6-40. VDIG1\_REG

Address Offset		0x30					
Physical Address				Instance			
Description		VDIG1 regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Res	erved		S	EL	S	Т

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits): SEL[1:0] = 00 : 1.2 V SEL[1:0] = 01 : 1.5 V SEL[1:0] = 10 : 1.8 V SEL[1:0] = 11 : 2.7 V	RW	See <sup>(1)</sup>
1:0	ST	Supply state (EEPROM bits):  ST[1:0] = 00 : Off  ST[1:0] = 01 : On high power (ACTIVE)  ST[1:0] = 10 : Off  ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.



#### Table 6-41. VDIG2\_REG

Address Offset		0x31					
Physical Address	6			Instance			
Description		VDIG2 regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Rese	erved		S	EL	S	Т

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits): SEL[1:0] = 00 : 1.0 V SEL[1:0] = 01 : 1.1 V SEL[1:0] = 10 : 1.2 V SEL[1:0] = 11 : 1.8 V	RW	See <sup>(1)</sup>
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00 : Off ST[1:0] = 01 : On high power (ACTIVE) ST[1:0] = 10 : Off ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.

#### Table 6-42. VAUX1\_REG

Address Offset		0x32					
Physical Address				Instance			
Description		VAUX1 regulato	r control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Rese	erved		S	EL	S	ST.

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits):  SEL[1:0] = 00 : 1.8 V  SEL[1:0] = 01 : 2.5 V  SEL[1:0] = 10 : 2.8 V  SEL[1:0] = 11 : 2.85 V	RW	See (1)
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00 : Off ST[1:0] = 01 : On high power (ACTIVE) ST[1:0] = 10 : Off ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.



#### Table 6-43. VAUX2\_REG

Address Offset		0x33					
<b>Physical Address</b>				Instance			
Description		VAUX2 regulato	r control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Res	erved		S	EL	S	Т

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits): SEL[1:0] = 00 : 1.8 V SEL[1:0] = 01 : 2.8 V SEL[1:0] = 10 : 2.9 V SEL[1:0] = 11 : 3.3 V	RW	See <sup>(1)</sup>
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00 : Off ST[1:0] = 01 : On high power (ACTIVE) ST[1:0] = 10 : Off ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.

#### Table 6-44. VAUX33 REG

Address Offset		0x34					
Physical Address				Instance			
Description		VAUX33 regula	tor control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Rese	erved		S	EL	S	Τ

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits):  SEL[1:0] = 00 : 1.8 V  SEL[1:0] = 01 : 2.0 V  SEL[1:0] = 10 : 2.8 V  SEL[1:0] = 11 : 3.3 V	RW	See <sup>(1)</sup>
1:0	ST	Supply state (EEPROM bits):  ST[1:0] = 00 : Off  ST[1:0] = 01 : On high power (ACTIVE)  ST[1:0] = 10 : Off  ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.



#### Table 6-45. VMMC\_REG

Address Offset		0x35					
Physical Address				Instance			
Description		VMMC regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Res	served		S	EL	S	Т

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits): SEL[1:0] = 00 : 1.8 V SEL[1:0] = 01 : 2.8 V SEL[1:0] = 10 : 3.0 V SEL[1:0] = 11 : 3.3 V	RW	See <sup>(1)</sup>
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.

#### Table 6-46. VPLL\_REG

Address Offset		0x36					
Physical Address				Instance			
Description		VPLL regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Res	erved		S	EL	S	Т

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits): SEL[1:0] = 00 : 1.0 V SEL[1:0] = 01 : 1.1 V SEL[1:0] = 10 : 1.8 V SEL[1:0] = 11 : 2.5 V	RW	See <sup>(1)</sup>
1:0	ST	Supply state (EEPROM bits):  ST[1:0] = 00 : Off  ST[1:0] = 01 : On high power (ACTIVE)  ST[1:0] = 10 : Off  ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.



#### Table 6-47. VDAC\_REG

Address Offset		0x37					
Physical Address	s			Instance			
Description		VDAC regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
	Rese	erved		S	EL	S	Т

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Supply voltage (EEPROM bits): SEL[1:0] = 00 : 1.8 V SEL[1:0] = 01 : 2.6 V SEL[1:0] = 10 : 2.8 V SEL[1:0] = 11 : 2.85 V	RW	See <sup>(1)</sup>
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00 : Off ST[1:0] = 01 : On high power (ACTIVE) ST[1:0] = 10 : Off ST[1:0] = 11 : On low power (SLEEP)	RW	0x0

<sup>(1)</sup> The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value.

#### Table 6-48. Therm\_REG

Address Offset		0x38					
Physical Addres	s			Instance			
Description		Thermal control i	egister				
Туре		RW					
7	6	5	4	3	2	1	0
Rese	rved	THERM_HD	THERM_TS	THERM	_HDSEL	RSVD1	THERM_STAT E

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5	THERM_HD	Hot die detector output: when 0: the hot die threshold is not reached when 1: the hot die threshold is reached	RO	0
4	THERM_TS	Thermal shutdown detector output: when 0: the thermal shutdown threshold is not reached when 1: the thermal shutdown threshold is reached	RO	0
3:2	THERM_HDSEL	Temperature selection for Hot Die detector: when 00: Low temperature threshold when 11: High temperature threshold	RW	0x3
1	RSVD1	Reserved bit	RW	0
0	THERM_STATE	Thermal shutdown module enable signal: when 0: thermal shutdown module is disable when 1: thermal shutdown module is enable	RW	1



#### Table 6-49. BBCH\_REG

Address Offset		0x39					
Physical Addres	ss	Instance					
Description	Back-up battery charger control register						
Туре		RW					
7	6	5	4	3	2	1	0
		Reserved			BB	SEL	BBCHEN

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x00
2:1	BBSEL	Back up battery charge voltage selection:  BBSEL[1:0] = 00 : 3.0 V  BBSEL[1:0] = 01 : 2.52 V  BBSEL[1:0] = 10 : 3.15 V  BBSEL[1:0] = 11 : VBAT	RW	0x0
0	BBCHEN	Back up battery charge enable	RW	0

#### Table 6-50. DCDCCTRL\_REG

Address Offset		0x3E					
Physical Address	•			Instance			
<b>Description</b> DCDC control register							
Туре		RW					
7	6	5	4	3	2	1	0
Reserved		VDD2_PSKIP	VDD1_PSKIP	VIO_PSKIP	DCDCCKEXT	DCDCC	KSYNC

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5	VDD2_PSKIP	VDD2 pulse skip mode enable (EEPROM bit)	RW	1
4	VDD1_PSKIP	VDD1 pulse skip mode enable (EEPROM bit)	RW	1
3	VIO_PSKIP	VIO pulse skip mode enable (EEPROM bit)	RW	1
2	DCDCCKEXT	This signal control the muxing of the GPIO0 pad: When 0: this pad is a GPIO When 1: this pad is used as input for an external clock used for the synchronisation of the DCDCs	RW	0
1:0	DCDCCKSYNC	DCDC clock configuration: DCDCCKSYNC[1:0] = 00 : no synchronization of DCDC clocks DCDCCKSYNC[1:0] = 01 : DCDC synchronous clock with phase shift DCDCCKSYNC[1:0] = 10 : no synchronization of DCDC clocks DCDCCKSYNC[1:0] = 11 : DCDC synchronous clock	RW	0x3



#### Table 6-51. DEVCTRL\_REG

 Address Offset
 0x3F

 Physical Address
 Instance

 Description
 Device control register

 Type
 RW

 7
 6
 5
 4
 3
 2
 1
 0

7	6	5	4	3	2	1	0
Reserved	RTC_PWDN	CK32K_CTRL	SR_CTL_I2C_ SEL	DEV_OFF_RS T	DEV_ON	DEV_SLP	DEV_OFF

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6	RTC_PWDN	When 1, disable the RTC digital domain (clock gating and reset of RTC registers and logic). This register bit is not reset in BACKUP state (EEPROM bit)	RW	1
5	CK32K_CTRL	Internal 32-kHz clock source control bit (EEPROM bit): when 0, the internal 32-kHz clock source is the crystal oscillator or an external 32-kHz clock in case the crystal oscillator is used in bypass mode when 1, the internal 32-kHz clock source is the RC oscillator.	RW	1
4	SR_CTL_I2C_SEL	Smartreflex registers access control bit: when 0: access to smartreflex registers by smartreflex I2C when 1: access to smartreflex registers by control I2C The smartreflex registers are: VDD1_OP_REG, VDD1_SR_REG, VDD2_OP_REG and VDD2_SR_REG.	RW	0
3	DEV_OFF_RST	Write 1 will start an ACTIVE to OFF or SLEEP to OFF device state transition (switch-off event) and activate reset of the digital core.	RW	0
2	DEV_ON	Write 1 will maintain the device on (ACTIVE or SLEEP device state) (if DEV_OFF = 0 and DEV_OFF_RST = 0).	RW	0
1	DEV_SLP	Write 1 allows SLEEP device state (if DEV_OFF = 0 and DEV_OFF_RST = 0). Write '0' will start an SLEEP to ACTIVE device state transition (wake-up event) (if DEV_OFF = 0 and DEV_OFF_RST = 0). This bit is cleared in OFF state.	RW	0
0	DEV_OFF	Write 1 will start an ACTIVE to OFF or SLEEP to OFF device state transition (switch-off event). This bit is cleared in OFF state.	RW	0



#### Table 6-52. DEVCTRL2\_REG

Address Offset		0x40						
Physical Addres	ss		Instance					
Description		Device control register						
Туре		RW						
7	6	5	4	3	2	1	0	
Rese	erved	TSLOT_	LENGTH	SLEEPSIG_PO L	PWRON_LP_O FF	PWRON_LP_R ST	IT_POL	

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5:4	TSLOT_LENGTH	Time slot duration programming (EEPROM bit): When 00 : 0 μs When 01 : 200 μs When 10 : 500 μs When 11 : 2 ms	RW	0x3
3	SLEEPSIG_POL	When 1, SLEEP signal active high When 0, SLEEP signal active low	RW	0
2	PWRON_LP_OFF	When 1, allows device turn-off after a PWRON long press (signal low).	RW	1
1	PWRON_LP_RST	When 1, allows digital core reset when the device is OFF after a PWRON long press (signal low).	RW	0
0	IT_POL	INT1 interrupt pad polarity control signal (EEPROM bit): When 0, active low When 1, active high	RW	0



#### Table 6-53. SLEEP\_KEEP\_LDO\_ON\_REG

		140	0 0 00. 0222				
Address Offset		0x41					
Physical Addres	nysical Address Instance						
Description		keeping the full le When control bit: SLEEP state. When control bit: then supply state regulator is off. When correspon- regulator state di on, full power): - The regulator is	coad capability of L =1, LDO regulator =0, the LDO regulater can be overwritted ding control bit=1 riven by SCLSR_f	DO regulator (AC full load capabilit ator is set or stay en programming S in EN1/2_ LDO_A EN1/2 signal low lesponding Control	ASS register (defa CTIVE mode) durin y (ACTIVE mode) in low power mod ST[1:0]). Control bi ASS register: Conf evel (when SCLSI bit = 0 in SLEEP_ sponding control bi	g the SLEEP statis maintained during device S to value has no efficient Register R_EN1/2 is high the LKEEP_LDO_ON	e of the device. ing device sLEEP state(but ect if the LDO r setting the LDO ne regulator is register (default)
Type		RW					
7	6	5	4	3	2	1	0
VDAC_KEEPO N	VPLL_KEEPO N	VAUX33_KEEP ON	VAUX2_KEEP ON	VAUX1_KEEP ON	VDIG2_KEEPO N	VDIG1_KEEPO N	VMMC_KEEPO N

Bits	Field Name	Description	Туре	Reset
7	VDAC_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0
6	VPLL_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0
5	VAUX33_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0
4	VAUX2_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0
3	VAUX1_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0
2	VDIG2_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0
1	VDIG1_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0
0	VMMC_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1/2 is low	RW	0

RW



#### Table 6-54. SLEEP\_KEEP\_RES\_ON\_REG

Address Offset

Physical Address

Configuration Register keeping, during the SLEEP state of the device (but then supply state can be overwritten programming ST[1:0]):

- The full load capability of LDO regulator (ACTIVE mode),

- The PWM mode of DCDC converter

- 32KHz clock output

- Register access though I2C interface (keeping the internal high speed clock on)

- Die Thermal monitoring on
Control bit value has no effect if the resource is off.

Type

7	6	5	4	3	2	1	0
THERM_KEEP	CLKOUT32K_K	VRTC_KEEPO	I2CHS_KEEPO	VDD3_KEEPO	VDD2_KEEPO	VDD1_KEEPO	VIO_KEEPON
ON	EEPON	N	N	N	N	N	

Bits	Field Name	Description	Туре	Reset
7	THERM_KEEPON	When 1, thermal monitoring is maintained during device SLEEP state. When 0, thermal monitoring is turned off during device SLEEP state.	RW	0
6	CLKOUT32K_KEEPO N	When 1, CLK32KOUT output is maintained during device SLEEP state. When 0, CLK32KOUT output is set low during device SLEEP state.	RW	0
5	VRTC_KEEPON	When 1, LDO regulator full load capability (ACTIVE mode) is maintained during device SLEEP state. When 0, the LDO regulator is set or stays in low power mode during device SLEEP state.		0
4	I2CHS_KEEPON	When 1, high speed internal clock is maintained during device SLEEP state.  When 0, high speed internal clock is turned off during device SLEEP state.	RW	0
3	VDD3_KEEPON	When 1, VDD3 SMPS high power mode is maintained during device SLEEP state. No effect if VDD3 working mode is low power. When 0, VDD3 SMPS low power mode is set during device SLEEP state.	RW	0
2	VDD2_KEEPON	If VDD2_EN1&2 control bit = 0 (default setting): When 1, VDD2 SMPS PWM mode is maintained during device SLEEP state. No effect if VDD2 working mode is PFM. When 0, VDD2 SMPS PFM mode is set during device SLEEP state.	RW	0
1	VDD1_KEEPON	If VDD1_EN1&2 control bit=0 (default setting): When 1, VDD1 SMPS PWM mode is maintained during device SLEEP state. No effect if VDD1 working mode is PFM. When 0, VDD1 SMPS PFM mode is set during device SLEEP state.	RW	0
0	VIO_KEEPON	If VIO_EN1&2 control bit=0 (default setting): When 1, VIO SMPS PWM mode is maintained during device SLEEP state. No effect if VIO working mode is PFM.  When 0, VIO SMPS PFM mode is set during device SLEEP state.	RW	0



#### Table 6-55. SLEEP\_SET\_LDO\_OFF\_REG

**Address Offset** 0x43

**Physical Address** Instance

Description Configuration Register turning-off LDO regulator during the SLEEP state of the device.

Corresponding \*\_KEEP\_ON control bit in SLEEP\_KEEP\_RES\_ON register should be 0 to make this \*\_SET\_OFF control bit effective

RW Type

7	6	5	4	3	2	1	0
VDAC_SETOF	VPLL_SETOFF	VAUX33_SETO	VAUX2_SETO	VAUX1_SETO	VDIG2_SETOF	VDIG1_SETOF	VMMC_SETOF
F		FF	FF	FF	F	F	F

Bits	Field Name	Description	Туре	Reset
7	VDAC_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
6	VPLL_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
5	VAUX33_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
4	IVAUX2_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
3	VAUX1_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
2	VDIG2_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
1	VDIG1_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
0	VMMC_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0



#### Table 6-56. SLEEP\_SET\_RES\_OFF\_REG

Address Offset		0x44					
Physical Addres	Physical Address Instance						
Description	Configuration Register turning-off SMPS regulator during the SLEEP state of the device.  Corresponding *_KEEP_ON control bit in SLEEP_KEEP_RES_ON2 register should be 0 to make this  *_SET_OFF control bit effective. Supplies voltage expected after their wake-up (SLEEP to ACTIVE state transition) can also be programmed.					0 to make this	
Туре		RW					
7	6	5	4	3	2	1	0
DEFAULT_VOL T		RSVD	SPARE_SETO FF	VDD3_SETOF F	VDD2_SETOF F	VDD1_SETOF F	VIO_SETOFF

Bits	Field Name	Description	Туре	Reset
7	DEFAULT_VOLT	When 1, default voltages (registers value after switch-on) will be used to turned-on supplies during SLEEP to ACTIVE state transition. When 0, voltages programmed before the ACTIVE to SLEEP state transition will be used to turned-on supplies during SLEEP to ACTIVE state transition.	RW	0
6:5	RSVD	Reserved bit	RO R returns 0s	0x0
4	SPARE_SETOFF	Spare bit	RW	0
3	VDD3_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0
2	VDD2_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0
1	VDD1_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0
0	VIO_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0

RW

0

0

VMMC\_EN1



#### Table 6-57. EN1 LDO ASS REG

**Address Offset** 0x45 **Physical Address** Instance Description Configuration Register setting the LDO regulators, driven by the multiplexed SCLSR\_EN1 signal. When control bit = 1, LDO regulator state is driven by the SCLSR\_EN1 control signal and is also defined though SLEEP\_KEEP\_LDO\_ON register setting: When SCLSR EN1 is high the regulator is on, When SCLSR\_EN1 is low: - The regulator is off if its corresponding Control bit = 0 in SLEEP\_KEEP\_LDO\_ON register - The regulator is working in low power mode if its corresponding control bit = 1 in SLEEP\_KEEP\_LDO\_ON register When control bit = 0 no effect: LDO regulator state is driven though registers programming and the device state Any control bit of this register set to 1 will disable the I2C SR Interface functionality RW Type 5 0 VAUX33\_EN1 VAUX2\_EN1 VAUX1\_EN1 VDIG2\_EN1 VMMC\_EN1 VDAC\_EN1 VPLL\_EN1 VDIG1\_EN1

	+			
Bits	Field Name	Description	Туре	Reset
7	VDAC_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
6	VPLL_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
5	VAUX33_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
4	VAUX2_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
3	VAUX1_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
2	VDIG2_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
1	VDIG1 EN1	Setting supply state control though SCLSR_EN1 signal	RW	0

Setting supply state control though SCLSR\_EN1 signal



#### Table 6-58. EN1\_SMPS\_ASS\_REG

Address Offset		0x46						
Physical Address	s		Instance					
Description		When control b also defined the When control b device state.	Register setting the SMPS Supplies driven by the multiplexed SCLSR_EN1 signal.  I bit = 1, SMPS Supply state and voltage is driven by the SCLSR_EN1 control signal and is though SLEEP_KEEP_RES_ON register setting.  I bit = 0 no effect: SMPS Supply state is driven though registers programming and the sit of this register set to 1 will disable the I2C SR Interface functionality					
Туре		RW						
7	6	5	4	3	2	1	0	
	RSVD		SPARE_EN1	VDD3_EN1	VDD2_EN1	VDD1_EN1	VIO_EN1	

Bits	Field Name	Description	Туре	Reset
7:5	RSVD	Reserved bit	RW	0
4	SPARE_EN1	Spare bit	Rw	0
3	VDD3_EN1	When 1: When SCLSR_EN1 is high the supply is on. When SCLSR_EN1 is low and SLEEP_KEEP_RES_ON = '0' the supply voltage is off. When SCLSR_EN1 is low and SLEEP_KEEP_RES_ON = '1' the SMPS is working in low power mode. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
2	VDD2_EN1	When control bit = 1: When SCLSR_EN1 is high the supply voltage is programmed though VDD2_OP_REG register, and it can also be programmed off. When SCLSR_EN1 is low the supply voltage is programmed though VDD2_SR_REG register, and it can also be programmed off. When SCLSR_EN1 is low and VDD2_KEEPON = 1 the SMPS is working in low power mode, if not tuned off through VDD2_SR_REG register. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
1	VDD1_EN1	When 1: When SCLSR_EN1 is high the supply voltage is programmed though VDD1_OP_REG register, and it can also be programmed off. When SCLSR_EN1 is low the supply voltage is programmed though VDD1_SR_REG register, and it can also be programmed off. When SCLSR_EN1 is low and VDD1_KEEPON = 1 the SMPS is working in low power mode, if not tuned off though VDD1_SR_REG register. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
0	VIO_EN1	When control bit = 1, supply state is driven by the SCLSR_EN1 control signal and is also defined though SLEEP_KEEP_RES_ON register setting: When SCLSR_EN1 is high the supply is on, When SCLSR_EN1 is low: - the supply is off (default) or the SMPS is working in low power mode if VIO_KEEPON = 1 When control bit = 0 no effect: SMPS state is driven though registers programming and the device state	RW	0



#### Table 6-59. EN2 LDO ASS REG

**Address Offset** 0x47 **Physical Address** Instance Description Configuration Register setting the LDO regulators, driven by the multiplexed SDASR\_EN2 signal. When control bit = 1, LDO regulator state is driven by the SDASR\_EN2 control signal and is also defined though SLEEP\_KEEP\_LDO\_ON register setting: When SDASR\_EN2 is high the regulator is on, When SCLSR\_EN2 is low: - The regulator is off if its corresponding Control bit = 0 in SLEEP\_KEEP\_LDO\_ON register - The regulator is working in low power mode if its corresponding control bit = 1 in SLEEP\_KEEP\_LDO\_ON register When control bit = 0 no effect: LDO regulator state is driven though registers programming and the device state Any control bit of this register set to 1 will disable the I2C SR Interface functionality RW Type 5

	=	-	-	•	-	<del>-</del>	· · · · · · · · · · · · · · · · · · ·	-
	VDAC_EN	2 VPLL_EN2	VAUX33_EN2	VAUX2_EN2	VAUX1_EN2	VDIG2_EN2	VDIG1_EN2	VMMC_EN2
_		•	•	•	•		•	•
	Bits F	ield Name	Description				Туре	Reset
_	7 \	DAC_EN2	Setting supply sta	ate control though	SDASR_EN2 sig	nal	RW	0

Bits	Field Name	Description	Туре	Reset
7	VDAC_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
6	VPLL_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
5	VAUX33_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
4	VAUX2_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
3	VAUX1_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
2	VDIG2_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
1	VDIG1_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
0	VMMC_EN2	Setting supply state control though SDASR_EN2 signal	RW	0



#### Table 6-60. EN2\_SMPS\_ASS\_REG

Address Offset		0x48					
Physical Address Instance							
Description		Configuration Register setting the SMPS Supplies driven by the multiplexed SDASR_EN2 signal. When control bit = 1, SMPS Supply state and voltage is driven by the SDASR_EN2 control signal and also defined though SLEEP_KEEP_RES_ON register setting.  When control bit = 0 no effect: SMPS Supply state is driven though registers programming and the device state  Any control bit of this register set to 1 will disable the I2C SR Interface functionality				trol signal and is	
Туре		RW					
7	6	5	4	3	2	1	0
	RSVD		SPARE_EN2	VDD3_EN2	VDD2_EN2	VDD1_EN2	VIO_EN2

Bits	Field Name	Description	Туре	Reset
7:5	RSVD	Reserved bit	RO R returns 0s	0x0
4	SPARE_EN2	Spare bit	RW	0
3	VDD3_EN2	When 1: When SDASR_EN2 is high the supply is on. When SDASR_EN2 is low and SLEEP_KEEP_RES_ON = 0 the supply voltage is off. When SDASR_EN2 is low and SLEEP_KEEP_RES_ON = 1 the SMPS is working in low power mode. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
2	VDD2_EN2	When control bit = 1: When SDASR_EN2 is high the supply voltage is programmed though VDD2_OP_REG register, and it can also be programmed off. When SDASR_EN2 is low the supply voltage is programmed though VDD2_SR_REG register, and it can also be programmed off. When SDASR_EN2 is low and and VDD2_KEEPON = 1 the SMPS is working in low power mode, if not tuned off though VDD2_SR_REG register. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
1	VDD1_EN2	When control bit = 1: When SDASR_EN2 is high the supply voltage is programmed though VDD1_OP_REG register, and it can also be programmed off. When SDASR_EN2 is low the supply voltage is programmed though VDD1_SR_REG register, and it can also be programmed off. When SDASR_EN2 is low and and VDD1_KEEPON = 1 the SMPS is working in low power mode, if not tuned off though VDD1_SR_REG register. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
0	VIO_EN2	When control bit = 1, supply state is driven by the SCLSR_EN2 control signal and is also defined though SLEEP_KEEP_RES_ON register setting: When SDASR _EN2 is high the supply is on, When SDASR _EN2 is low: - The supply is off (default) or the SMPS is working in low power mode if VIO_KEEPON = 1 When control bit = 0 no effect: SMPS state is driven though registers programming and the device state	RW	0



#### Table 6-61. RESERVED

Address Offset		0x49					
Physical Address				Instance			
Description		Reserved registe	er				
Туре		RW					
7	6	5	4	3	2	1	0
	RESERVED						

Bits	Field Name	Description	Туре	Reset
7:0	RESERVED	Reserved bit	RW	0

#### Table 6-62. RESERVED

Address Offset		0x4A					
Physical Addres	ss			Instance			
Description		Reserved registe	er				
Туре		RW					
7	6	5	4	3	2	1	0
			RESI	ERVED			

Bits	Field Name	Description	Туре	Reset
7:0	RESERVED	Reserved bit	RW	0x00

## Table 6-63. INT\_STS\_REG

Address Offset		0x50					
Physical Address				Instance			
Description  Interrupt status register: The interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status cleared by writing 1.				rupt status bit is			
Туре		RW					
7	6	5	4	3	2	1	0
RTC_PERIOD_ IT	RTC_ALARM_I T	HOTDIE_IT	PWRHOLD_IT	PWRON_LP_IT	PWRON_IT	VMBHI_IT	VMBDCH_IT

Bits	Field Name	Description	Type	Reset
7	RTC_PERIOD_IT	RTC period event interrupt status.	RW W1 to Clr	0
6	RTC_ALARM_IT	RTC alarm event interrupt status.	RW W1 to Clr	0
5	HOTDIE_IT	Hot die event interrupt status.	RW W1 to Clr	0
4	PWRHOLD_IT	PWRHOLD event interrupt status.	RW W1 to Clr	0
3	PWRON_LP_IT	PWRON Long Press event interrupt status.	RW W1 to Clr	0
2	PWRON_IT	PWRON event interrupt status.	RW W1 to Clr	0
1	VMBHI_IT	VBAT > VMBHI event interrupt status	RW W1 to Clr	0
0	VMBDCH_IT	VBAT > VMBDCH event interrupt status.  Active only if Main Battery comparator VMBCH programmable threshold is not bypassed (VMBCH_SEL[1:0] ≠ 00)	RW W1 to Clr	0



#### Table 6-64. INT\_MSK\_REG

Address Offset		0x51					
Physical Address Instance							
Description							
Joseff Paren	When *_IT_MSK is set to 1, the associated interrupt is masked: INT1 signal is not activated, but *_IT interrupt status bit is updated.  When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is activated, *_IT is updated.					. –	
Туре		RW					
7	6	5	4	3	2	1	0
RTC_PERIOD_ IT_MSK	RTC_ALARM_I T_MSK	HOTDIE_IT_M SK	PWRHOLD_IT_ MSK	PWRON_LP_IT _MSK	PWRON_IT_M SK	VMBHI_IT_MS K	VMBDCH_IT_ MSK

Bits	Field Name	Description	Туре	Reset
7	RTC_PERIOD_IT_MS K	RTC period event interrupt mask.	RW	0
6	RTC_ALARM_IT_MS K	RTC alarm event interrupt mask.	RW	0
5	HOTDIE_IT_MSK	Hot die event interrupt mask.	RW	0
4	PWRHOLD_IT_MSK	PWRHOLD rising edge event interrupt mask.	RW	0
3	PWRON_LP_IT_MSK	PWRON Long Press event interrupt mask.	RW	0
2	PWRON_IT_MSK	PWRON event interrupt mask.	RW	0
1	VMBHI_IT_MSK	VBAT > VMBHI event interrupt mask. When 0, enable the device automatic switch on at BACKUP to OFF or NOSUPPLY to OFF device state transition (EEPROM bit)	RW	1
0	VMBDCH_IT_MSK	VBAT < VMBDCH event interrupt status.  Active only if the main battery comparator VMBCH programmable threshold is not bypassed (VMBCH_SEL[1:0] ≠ 00).	RW	0

## Table 6-65. INT\_STS2\_REG

Address Offset	0x52						
Physical Addres	s	Instance					
Description		Interrupt status register: The interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status bit is cleared by writing 1.					
Туре		RW					
7	6	5	4	3	2	1	0
		Rese	erved			GPIO0_F_IT	GPIO0_R_IT

Bits	Field Name	Description	Туре	Reset
7:2	Reserved	Reserved bit	RW W1 to Clr	0
1	GPIO0_F_IT	GPIO_CKSYNC falling edge detection interrupt status	RW W1 to Clr	0
0	GPIO0_R_IT	GPIO_CKSYNC rising edge detection interrupt status	RW W1 to Clr	0



#### Table 6-66. INT\_MSK2\_REG

Address Offset		0x53					
Physical Address Instance							
Description		Interrupt mask register: When *_IT_MSK is set to 1, the associated interrupt is masked: INT1 signal is not activated, but *_IT interrupt status bit is updated. When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is activated, *_IT is updated.					· –
Туре		RW					
7	6	5	4	3	2	1	0
		Rese	erved			GPIO0_F_IT_M SK	GPIO0_R_IT_ MSK

Bits	Field Name	Description	Туре	Reset
7:2	Reserved	Reserved bit	RW	0
1	GPIO0_F_IT_MSK	GPIO_CKSYNC falling edge detection interrupt mask.	RW	0
0	GPIO0_R_IT_MSK	GPIO_CKSYNC rising edge detection interrupt mask.	RW	0

#### Table 6-67. GPIO0\_REG

Address Offset		0x60									
Physical Addres	ss			Instance							
Description		GPIO0 configuration register									
Туре		RW									
7	6	5	4	3	2	1	0				
	Reserved		GPIO_DEB	GPIO_PUEN	GPIO_CFG	GPIO_STS	GPIO_SET				

Bits	Field Name	Description	Туре	Reset
7:5	Reserved	Reserved bit	RO R returns 0s	0x0
4	GPIO_DEB	GPIO_CKSYNC input debouncing time configuration: When 0, the debouncing is 91.5 μs using a 30.5 μs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PUEN	GPIO_CKSYNC pad pull-up control: 1: Pull-up is enabled 0: Pull-up is disabled	RW	1
2	GPIO_CFG	Configuration of the GPIO_CKSYNC pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output	RW	0
1	GPIO_STS	Status of the GPIO_CKSYNC pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode	RW	0



#### Table 6-68. JTAGVERNUM\_REG

Address Offset		0x80								
Physical Address			Instance							
Description		Silicon version n	umber							
Туре		RO								
7	6	5	4	3	2	1	0			
	Res	erved			VERI	NUM				

Bits	Field Name	Description	Туре	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:0	VERNUM	Value depending on silicon version number 0000 - Revision 1.0	RO	0x0



## 7 Device and Documentation Support

#### 7.1 Device Support

### 7.1.1 Development Support

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of the TPS65910 device applications:

**Software Development Tools:** Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS<sup>™</sup>), which provides the basic run-time target software needed to support any TPS65910 device application.

Hardware Development Tools: Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for the TPS65910 platform, visit the Texas Instruments website at <a href="www.ti.com">www.ti.com</a>. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

#### 7.1.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *TPS65910*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

**null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.

**TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RSL*) and the temperature range (for example, blank is the default commercial temperature range).



For orderable part numbers of *TPS65910x* devices in the *RSL* package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

## 7.2 Documentation Support

The following documents describe the *TPS65910* device. Copies of these documents are available on the Internet at www.ti.com.

SWCZ010	TPS65910 Silicon Errata
<b>SWCA139</b>	TPS65910x Schematic Checklist
<b>SWCU078</b>	TPS65910 User Guide for OMAP3 Family of Processors
SWCU093	TPS65910Ax User's Guide for AM335x Processors
SWCU065	TPS65910 EVM User's Guide
<b>SWCU071</b>	TPS65910 User Guide for OMAPL137, OMAPL138 and C674x
<b>SWCA089</b>	TPS65910 User Guide for AM3517/AM3505 Processor
<b>SWCU073</b>	TPS659107 User Guide for i.MX27 and i.MX35 Processors
SWCU074	TPS659105 User Guide for DaVinci Family Processors

#### 7.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS65910	Click here	Click here	Click here	Click here	Click here
TPS65910A	Click here	Click here	Click here	Click here	Click here
TPS65910A3	Click here	Click here	Click here	Click here	Click here
TPS659101	Click here	Click here	Click here	Click here	Click here
TPS659102	Click here	Click here	Click here	Click here	Click here
TPS659103	Click here	Click here	Click here	Click here	Click here
TPS659104	Click here	Click here	Click here	Click here	Click here
TPS659105	Click here	Click here	Click here	Click here	Click here
TPS659106	Click here	Click here	Click here	Click here	Click here
TPS659107	Click here	Click here	Click here	Click here	Click here
TPS659108	Click here	Click here	Click here	Click here	Click here
TPS659109	Click here	Click here	Click here	Click here	Click here



#### 7.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.


TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

#### 7.5 Trademarks

SmartReflex, E2E are trademarks of Texas Instruments.

#### 7.6 Electrostatic Discharge Caution



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 7.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

#### 7.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 7.9 Additional Acronyms

Additional acronyms used in this data sheet are described below.

ACRONYM	DEFINITION
DDR	Dual-Data Rate (memory)
ES	Engineering Sample
ESD	Electrostatic Discharge
FET	Field Effect Transistor
EPC	Embedded Power Controller
FSM	Finite State Machine
GND	Ground
GPIO	General-Purpose I/O
НВМ	Human Body Model
HD	Hot-Die
HS-I <sup>2</sup> C	High-Speed I <sup>2</sup> C
I <sup>2</sup> C	Inter-Integrated Circuit
IC	Integrated Circuit
ID	Identification
IDDQ	Quiescent supply current
IEEE	Institute of Electrical and Electronics Engineers
IR	Instruction Register
I/O	Input/Output
JEDEC	Joint Electron Device Engineering Council
JTAG	Joint Test Action Group
LBC7	Lin Bi-CMOS 7 (360 nm)
LDO	Low Drop Output voltage linear regulator
LP	Low-Power application mode
LSB	Least Significant Bit
MMC	Multimedia Card
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
NVM	Nonvolatile Memory
ОМАР™	Open Multimedia Application Platform™
RTC	Real-Time Clock
SMPS	Switched Mode Power Supply
SPI	Serial Peripheral Interface
POR	Power-On Reset

TPS659105 TPS659106 TPS659107 TPS659108 TPS659109

www.ti.com

## 8 Mechanical Packaging and Orderable Information

#### 8.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
TPS659101A1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659101 A1	Samp
TPS659101A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659101 A1	Samp
TPS659102A1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659102 A1	Samp
TPS659102A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659102 A1	Samp
TPS659106A1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659106 A1	Sam
TPS659106A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659106 A1	Samj
TPS659108A1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659108 A1	Sam
TPS659108A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659108 A1	Sam
TPS659109A1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659109 A1	Sam
TPS659109A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T659109 A1	Sam
TPS65910A1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65910A1	Sam
TPS65910A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65910A1	Sam
TPS65910A31A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	65910 A31A1	Sam
TPS65910A31A1RSLT	ACTIVE	VQFN	RSL	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	65910 A31A1	Sam
TPS65910A3A1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T65910 A3A1	Sam
TPS65910A3A1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T65910 A3A1	Sam
TPS65910AA1RSL	ACTIVE	VQFN	RSL	48	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T65910A	Sam



## PACKAGE OPTION ADDENDUM

10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
										A1	
TPS65910AA1RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T65910A A1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS659101A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS659102A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS659106A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS659106A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS659108A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS659109A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65910A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65910A31A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65910A31A1RSLT	VQFN	RSL	48	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65910A3A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65910A3A1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65910AA1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65910AA1RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2



www.ti.com 3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS659101A1RSLR	VQFN	RSL	48	2500	356.0	356.0	35.0
TPS659102A1RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS659106A1RSLR	VQFN	RSL	48	2500	356.0	356.0	35.0
TPS659106A1RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS659108A1RSLR	VQFN	RSL	48	2500	356.0	356.0	35.0
TPS659109A1RSLR	VQFN	RSL	48	2500	356.0	356.0	35.0
TPS65910A1RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS65910A31A1RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS65910A31A1RSLT	VQFN	RSL	48	250	210.0	185.0	35.0
TPS65910A3A1RSLR	VQFN	RSL	48	2500	356.0	356.0	35.0
TPS65910A3A1RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS65910AA1RSLR	VQFN	RSL	48	2500	356.0	356.0	35.0
TPS65910AA1RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0

www.ti.com 3-Jun-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS659101A1RSL	RSL	VQFN	48	60	381	7.92	2286	0
TPS659102A1RSL	RSL	VQFN	48	60	381	7.92	2286	0
TPS659102A1RSL	RSL	VQFN	48	60	381.5	7.92	2286	0
TPS659106A1RSL	RSL	VQFN	48	60	381.5	7.92	2286	0
TPS659106A1RSL	RSL	VQFN	48	60	381	7.92	2286	0
TPS659108A1RSL	RSL	VQFN	48	60	381	7.92	2286	0
TPS659108A1RSL	RSL	VQFN	48	60	381.5	7.92	2286	0
TPS659109A1RSL	RSL	VQFN	48	60	381	7.92	2286	0
TPS659109A1RSL	RSL	VQFN	48	60	381.5	7.92	2286	0
TPS65910A1RSL	RSL	VQFN	48	60	381.5	7.92	2286	0
TPS65910A1RSL	RSL	VQFN	48	60	381	7.92	2286	0
TPS65910A3A1RSL	RSL	VQFN	48	60	381	7.92	2286	0
TPS65910AA1RSL	RSL	VQFN	48	60	381.5	7.92	2286	0
TPS65910AA1RSL	RSL	VQFN	48	60	381	7.92	2286	0

4207548/B 06/11

# RSL (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD 6,15 5,85 6,15 5,85 PIN 1 INDEX AREA TOP AND BOTTOM 1,00 0,80 0,20 REF. SEATING PLANE 0,08 0,05 0,00 0,40 48 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET 37 36 $48 \times \frac{0.26}{0.14}$ 4,40

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## RSL (S-PVQFN-N48)


#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207841-4/P 03/13

NOTE: All linear dimensions are in millimeters



## RSL (S-PVQFN-N48)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated