

Task 1:




Figure 1: Selector Waveform

Figure 1 shows the waveform from the selector's test bench. To verify our design, the sequence value should be stored when rst is pressed. Looking at the sequence output, it initially doesn't have a value as indicated by xxx. When rst is pushed, however, we can see that the sequence is stored based on the switch input to 2AA in hexadecimal. We then change the input of switches to all 1 and hit rst. That then changes the output to 3FF as the new output.

Task 2:



Figure 2: Clock Divider Waveform (1s Timescale)





Figure 3: Clock Divider Waveform (1ns Timescale)

The clock divider waveform is shown in Figures 2 and 3. Figure 2 shows the waveform using an ms timescale, and Figure 3 shows it using an ns timescale. To find out if we successfully convert the clock input from 100 Mhz to 1 hz we have to find the period of the input and output. Figure 2 shows the period of the output clock on the bottom and we can see that the period is 1s according to the waveform. Figure 3 shows the input clock on the top with a period of 10 ns which translates to 100 Mhz confirming that our clock divider is working properly.

Converter:



Top Module:




Figure 6: Top Module Waveform

In Figure 6, we have the top module waveform where the inputs are rst, clk, and the 10 switches and the outputs are the 7 segments. The output should be a 7-segment display showing our results as 1 as our input is 0000000101 which corresponds to 1 '101' in our switches.