

# FPGA-on-FPGA emulation

Pim van Leeuwen

Thursday 6<sup>th</sup> February, 2020

## **Abstract**

FPGAs allow reconfiguration of its logic at any point after production. The result is that they are effective at prototyping application-specific integrated circuits, updating the internal logic while in the field and at low-cost low-quantity use cases. To optimise these processes, it is crucial to properly educate engineers in the implementation of FPGA programs and the FPGA compilation process. Traditional FPGA programming pipelines involve a computationally expensive (NP-hard) place & route process that slows down iterations of FPGA programs and hinders the educational process. We propose a virtual environment in which place & route is performed manually in which the student learns about the intricacies of place & route and in which compilation is linear. To this end, we require emulation of a virtual FPGA on a physical, concrete FPGA. In the proposed research, we find such an emulation using an algorithm that solves a variant of subgraph isomorphism. This algorithm aims to find emulations in as many cases as possible and to exploit the hierarchy of FPGAs to speed up computation. The expected result is a software package that computes emulators which each output a program for a concrete FPGA provided with a program for a virtual FPGA.

# Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
<b>2</b>	<b>Background</b>	<b>4</b>
2.1	Field Programmable Gate Arrays . . . . .	4
2.1.1	Lookup tables . . . . .	4
2.1.2	Registers . . . . .	4
2.1.3	Logic Cells . . . . .	4
2.1.4	Routing . . . . .	4
2.1.5	Compilation . . . . .	4
2.2	Simulation versus Emulation . . . . .	4
2.3	Path subgraph isomorphism . . . . .	4
<b>3</b>	<b>Models</b>	<b>5</b>
3.1	FPGA . . . . .	5
3.2	FPGA program . . . . .	8
<b>4</b>	<b>Preliminaries</b>	<b>10</b>
<b>5</b>	<b>Algorithm</b>	<b>11</b>
5.1	State space storage . . . . .	11
5.2	State space exploration . . . . .	11
5.3	Hierarchy usage . . . . .	11
5.4	Defining $f$ . . . . .	11
<b>6</b>	<b>Performance experiments</b>	<b>12</b>
<b>7</b>	<b>Software design</b>	<b>13</b>
7.1	Architecture . . . . .	13
7.2	Manual . . . . .	13
<b>8</b>	<b>Conclusion</b>	<b>14</b>
<b>9</b>	<b>Discussion</b>	<b>15</b>
<b>10</b>	<b>Future Research</b>	<b>16</b>
	<b>Appendices</b>	<b>18</b>
<b>A</b>	<b>History of subgraph isomorphism algorithms</b>	<b>18</b>

# 1 Introduction

## **2 Background**

### **2.1 Field Programmable Gate Arrays**

#### **2.1.1 Lookup tables**

#### **2.1.2 Registers**

#### **2.1.3 Logic Cells**

#### **2.1.4 Routing**

#### **2.1.5 Compilation**

### **2.2 Simulation versus Emulation**

### **2.3 Path subgraph isomorphism**

## 3 Models

### 3.1 FPGA

Our algorithm will generate an emulation using path subgraph isomorphism. To this end, we will model FPGA designs as graphs. For this purpose, let us define the type *hierarchygraph*.

**Definition 3.1.** A *hierarchygraph* is a structure  $\subseteq (V, E, L, H, C)$  where:

- $V$  is a set of vertices.
- $E \subseteq (V \times V)$  is a set of undirected edges without loops, i.e.  $\nexists v \in V. (v, v) \in E$ .
- $L$  is a vertex multilabeling function  $V \rightarrow P(\lambda)$  where  $P(\lambda)$  is the power set of a finite set of labels  $\lambda$ .
- $H \subseteq (V \times G)$  where  $G$  is the set of all *hierarchygraphs*. This describes the hierarchy of an FPGA.
- $C \subseteq (V \times V_H)$  where  $V_H$  is the union of the vertex sets of *hierarchygraphs* in  $H$ . This allows us to separate different wires coming out of a hierarchical component of the FPGA by linking them with vertices in the *hierarchygraph* definition of that component.

**Definition 3.2.** Let  $model(B)$  be a *hierarchygraph* model of (a subset of) an FPGA layout  $B$  such that:

- For each pin in  $B$ ,  $model(B)$  has a vertex  $v$  such that  $L(v) = \{\text{"pin"}\}$ .
- For each routing switch in  $B$ ,  $model(B)$  has a vertex  $v$  such that  $L(v) = \{\text{"switch"}\}$ .
- For each component in  $B$  that is one step lower than  $B$  in the FPGA hierarchy (e.g. CLBs),  $model(B)$  has a distinct vertex  $v$  such that  $L(v) = \{\text{"component"}\}$  and a set of vertices  $S$  such that  $\forall s \in S. L(s) = \{\text{"port"}\} \wedge (s, v) \in E$ . Furthermore, the contents of this component are recursively defined in  $H(v)$  such that ports are linked:

$$\forall s \in S. \exists w \in (H(v).V). (s, w) \in C.$$

Furthermore, this link is unique, i.e.:

$$\forall w_1, w_2 \in (H(w).V). \forall s \in S. ((s, w_1) \in C \wedge (s, w_2) \in C) \rightarrow w_1 = w_2$$

- For each mux with  $n$  wires for each input and for its output in  $B$ ,  $model(B)$  has a distinct vertex  $v$  such that  $L(v) = \{\text{"component"}\}$  and a set of vertices  $S$  such that  $|S| = 3n + 1$ .

$$\forall s_i \in S. L(s_i) = \{\text{"port"}\} \wedge (v, s_i) \in E$$

$$H(v) = (V_{mux}, E_{mux}, L_{mux}, \emptyset, \emptyset) \text{ where:}$$




Figure 1: How a 2-wire mux is represented in  $model(B)$  (left) in terms of vertex  $v$  with  $L(v) = \text{"component"}$ , port vertices and edges, and the *hierarchygraph*  $H(v)$  (right) storing the internal details of the mux. Dashed lines indicate the relation  $C$  that links the vertices representing outgoing wires. Vertex labels are shown as text.

$$\begin{aligned}
 V_{mux} &= \{v_{left,1} \dots v_{left,n}\} \cup \{v_{right,1} \dots v_{right,n}\} \cup \{v_{out,1} \dots v_{out,n}\} \cup \{v_{left}, v_{right}\} \\
 E_{mux} &= \{(v_{left,i}, v_{left}) : v_{left,i} \in \{v_{left,1} \dots v_{left,n}\}\} \cup \\
 &\quad \{(v_{right,i}, v_{right}) : v_{right,i} \in \{v_{right,1} \dots v_{right,n}\}\} \cup \\
 &\quad \{(v_{left,i}, v_{out,i}) : v_{left,i} \in \{v_{left,1} \dots v_{left,n}\}\} \cup \\
 &\quad \{(v_{right,i}, v_{out,i}) : v_{right,i} \in \{v_{right,1} \dots v_{right,n}\}\} \\
 L_{mux} &= \{(v_{left,i}, \{\text{"in"}\}) : v_{left,i} \in \{v_{left,1} \dots v_{left,n}\}\} \cup \\
 &\quad \{(v_{right,i}, \{\text{"in"}\}) : v_{right,i} \in \{v_{right,1} \dots v_{right,n}\}\} \cup \\
 &\quad \{(v_{out,i}, \{\text{"out"}\}) : v_{out,i} \in \{v_{out,1} \dots v_{out,n}\}\} \cup \\
 &\quad \{(v_{left}, \{\text{"mux"}\}), (v_{right}, \{\text{"mux"}\})\}
 \end{aligned}$$

Lastly, the relation  $C$  contains a link from nodes in the FPGA *hierarchygraph* to nodes in the mux *hierarchygraph*, i.e.  $\forall s \in S. \exists w \in V_{mux}. (s, w) \in C$ . The model of a mux is illustrated in Figure 1.

- For each LUT in  $B$  with  $n$  inputs and  $m$  outputs,  $model(B)$  has a distinct vertex  $v$  such that  $L(v) = \{\text{"component"}\}$  and a set of vertices  $S$  such that  $|S| = n + m$ .

$$\forall s \in S. L(s) = \{\text{"port"} : i \in \{1 \dots n\}\} \wedge (v, s) \in E$$

$H(v) = (V_{lut}, E_{lut}, L_{lut}, \emptyset, \emptyset)$  where:

$$V_{lut} = \{v_{in,1} \dots v_{in,n}\} \cup \{v_{out,1} \dots v_{out,m}\} \cup \{v_{left}, v_{right}\}$$




Figure 2: How a 5-input-2-output lut is represented in  $model(B)$  (left) in terms of vertex  $v$  with  $L(v) = \text{"component"}$ , port vertices and edges, and the *hierarchygraph*  $H(v)$  (right) storing the internal details of the lut. This *hierarchygraph* representation contains subgraphs of muxes that this lut can emulate. Dashed lines indicate the relation  $C$  that links the vertices representing outgoing wires. Vertex labels are shown as text.

$$\begin{aligned}
 E_{lut} = & \{(v_{in,i}, v_{left}) : v_{in,i} \in \{v_{in,1} \dots v_{in,n}\}\} \cup \\
 & \{(v_{in,i}, v_{right}) : v_{in,i} \in \{v_{in,1} \dots v_{in,n}\}\} \cup \\
 & \{(v_{in,i}, v_{out,j}) : v_{in,i} \in \{v_{in,1} \dots v_{in,n}\}, v_{out,j} \in \{v_{out,1} \dots v_{out,m}\}\} \\
 L_{lut} = & \{(v_{in,i}, \{\text{"in"}, \text{"select"}\}) : v_{in,i} \in \{v_{in,1} \dots v_{in,n}\}\} \cup \\
 & \{(v_{out,i}, \{\text{"out"}\}) : v_{out,i} \in \{v_{out,1} \dots v_{out,m}\}\} \cup \\
 & \{(v_{left}, \{\text{"in"}, \text{"select"}\})\} \cup \\
 & \{(v_{right}, \{\text{"in"}, \text{"select"}\})\}
 \end{aligned}$$

Lastly, the relation  $C$  contains a link from nodes in the FPGA *hierarchygraph* to nodes in the lut *hierarchygraph*, i.e.  $\forall s \in S. \exists w \in V_{lut}. (s, w) \in C$ . The model of a lut is illustrated in Figure 2.

- For each register in  $B$  with  $n$  inputs,  $model(B)$  has a distinct vertex  $v$  such that  $L(v) = \{\text{"component"}\}$  and a set of vertices  $S$  such that  $|S| = 2n + 2$  if the register has synchronous- or asynchronous reset capabilities,  $|S| = 2n + 3$  if it has both or  $|S| = 2n + 1$  if it has neither.

$$\forall s \in S. L(s) = \{\text{"port"}\} \wedge (v, s) \in E$$

$$H(v) = (V_{reg}, E_{reg}, L_{reg}, \emptyset, \emptyset) \text{ where:}$$

$$V_{reg} = \{v_{in,1} \dots v_{in,n}\} \cup \{v_{out,1} \dots v_{out,n}\} \cup \{v_{set}, v_{sync}^1, v_{async}^1\}$$

<sup>1</sup>These vertices, their edges, their labels and mapping in  $C$  are omitted if the register is incapable of synchronous- or asynchronous reset, respectively.




Figure 3: How a 2-input register is represented in  $model(B)$  (left) in terms of vertex  $v$  with  $L(v) = \text{"component"}$ , port vertices and edges, and the  $hierarchygraph H(v)$  (right) storing the internal details of the register. Dashed lines indicate the relation  $C$  that links the vertices representing outgoing wires. Vertex labels are shown as text.

$$\begin{aligned}
 E_{reg} = & \left\{ (v_{in,i}, v_{out,i}) \quad : v_{in,i} \in \{v_{in,1} \dots v_{in,n}\} \right\} \cup \\
 & \left\{ (v_{in,i}, v_{set}) \quad : v_{in,i} \in \{v_{in,1} \dots v_{in,n}\} \right\} \cup \\
 & \left\{ (v_{sync}^1, v_{set}), (v_{async}^1, v_{set}) \right\} \\
 L_{reg} = & \left\{ (v_{in,i}, \text{"in"}) \quad : v_{in,i} \in \{v_{in,1} \dots v_{in,n}\} \right\} \cup \\
 & \left\{ (v_{out,i}, \text{"out"}) \quad : v_{out,i} \in \{v_{out,1} \dots v_{out,n}\} \right\} \cup \\
 & \left\{ (v_{set}, \text{"set"}), (v_{sync}^1, \text{"sync"}), (v_{async}^1, \text{"async"}) \right\}
 \end{aligned}$$

Lastly, the relation  $C$  contains a link from nodes in the FPGA  $hierarchygraph$  to nodes in the register  $hierarchygraph$ , i.e.  $\forall s \in S. \exists w \in V_{reg}. (s, w) \in C$ . The model of a mux is illustrated in Figure 1.

- Each connection by wire in  $B$  corresponds to an edge in  $model(B)$ . For muxes, luts, registers and hierarchical components this means an edge to the "port"-vertex  $v$  for which  $C(v)$  represents the appropriate input/output of the component.
- $model(B)$  contains nothing else.

### 3.2 FPGA program

Let  $model(B)$  be the hierarchygraph of an FPGA layout  $B$ . We then define an interpretation of  $model(B)$  as follows:



**Definition 3.3.** An **FPGA hierarchygraph** is a hierarchygraph  $G$  such that an FPGA  $B$  exists for which  $G = model(B)$ .

**Definition 3.4.** An interpretation  $I$  of an FPGA hierarchygraph  $(V, E, L, H, C)$  is a structure  $(I_{luts}, I_{switches})$  where  $I \subseteq (V)$

define  
the  
con-  
tent of  
a LUT  
table

## 4 Preliminaries

## **5 Algorithm**

**5.1 State space storage**

**5.2 State space exploration**

**5.3 Hierarchy usage**

**5.4 Defining  $f$**

## **6 Performance experiments**

## **7 Software design**

### **7.1 Architecture**

### **7.2 Manual**

## 8 Conclusion

## 9 Discussion

## 10 Future Research





# Appendices

## A History of subgraph isomorphism algorithms

