### FPGA-on-FPGA emulation

#### Pim van Leeuwen

Monday 3<sup>rd</sup> February, 2020

#### **Abstract**

FPGAs allow reconfiguration of its logic at any point after production. The result is that they are effective at prototyping application-specific integrated circuits, updating the internal logic while in the field and at low-cost low-quantity use cases. To optimise these processes, it is crucial to properly educate engineers in the implementation of FPGA programs and the FPGA compilation process. Traditional FPGA programming pipelines involve a computationally expensive (NP-hard) place & route process that slows down iterations of FPGA programs and hinders the educational process. We propose a virtual environment in which place & route is performed manually in which the student learns about the intricacies of place & route and in which compilation is linear. To this end, we require emulation of a virtual FPGA on a physical, concrete FPGA. In the proposed research, we find such an emulation using an algorithm that solves a variant of subgraph isomorphism. This algorithm aims to find emulations in as many cases as possible and to exploit the hierarchy of FPGAs to speed up computation. The expected result is a software package that computes emulators which each output a program for a concrete FPGA provided with a program for a virtual FPGA.

### **Contents**

1	Intro	duction	3
2		Field Programmable Gate Arrays  2.1.1 Lookup tables  2.1.2 Registers  2.1.3 Logic Cells  2.1.4 Routing  2.1.5 Compilation  Simulation versus Emulation  Path subgraph isomorphism	4 4 4 4 4 4 4
3	<b>Mod</b> 3.1 3.2	els  FPGA  FPGA program	<b>5</b> 5 6
4	Preli	minaries	7
5	<b>Algo</b> 5.1 5.2 5.3 5.4	rithm       State space storage        State space exploration        Hierarchy usage        Defining $f$	8 8 8 8
6	Perf	ormance experiments	9
7	<b>Soft</b> : 7.1 7.2	Architecture	10 10 10
8	3 Conclusion		11
9	Discussion		
10	0 Future Research		
Ар	Appendices		
Α	A History of subgraph isomorphism algorithms		

## 1 Introduction

## 2 Background

- 2.1 Field Programmable Gate Arrays
- 2.1.1 Lookup tables
- 2.1.2 Registers
- 2.1.3 Logic Cells
- 2.1.4 Routing
- 2.1.5 Compilation
- 2.2 Simulation versus Emulation
- 2.3 Path subgraph isomorphism

#### 3 Models

#### 3.1 **FPGA**

Our algorithm will generate an emulation using path subgraph isomorphism. To this end, we will model FPGA designs as graphs. For this purpose, let us define the type hierarchygraph: (V,E,L,H) where V is a set of vertices,  $E\subseteq (V\times V)$  is a set of undirected edges, L is a vertex labeling function  $V\to\lambda$  where  $\lambda$  is a finite set of labels and H describes the hierarchy with a relation  $V\to hierarchygraph$ . We restrict ourselves to graphs without loops, i.e.  $\exists v\in V.(v,v)\in E.$  Let model(B) be the hierarchygraph model of (a subset of) an FPGA layout B. Then:

- Whenever B has a connection to external hardware (e.g. a pin) with an optional identifier k where order is relevant, model(B) has an edge to a distinct vertex v and  $L(v) = "port\_out_k"$ .
- Each component that is one step lower than B in the FPGA hierarchy (e.g. CLBs) corresponds to a distinct vertex v such that L(v) = "component" and with a set of vertices S with optional identifiers such that  $\forall s \in S.L(s) = "port\_in_{id(s)}" \land (s,v) \in E$ . Furthermore, the contents of this component are recursively defined in H(v).
- Whenever B has a routing switch, model(B) has a distinct vertex v and L(v) = "switch".
- Whenever B has a mux with n wires for each input and for its output, model(B) has distinct vertices  $\{v_{left,1} \dots v_{left,n}\} \cup \{v_{right,1} \dots v_{right,n}\} \cup \{v_{out,1} \dots v_{out,n}\} \cup \{v_{select}\}$  where:

```
 \forall v_{left,i} \in \{v_{left,1} \dots v_{left,n}\} \quad .L(v_{left,i} = ``mux\_left_i" \land (v_{left,i} , v_{select}) \in E, \\ \forall v_{right,i} \in \{v_{right,1} \dots v_{right,n}\} \quad .L(v_{right,i}) = ``mux\_right_i" \land (v_{right,i} , v_{select}) \in E, \\ \forall v_{out,i} \in \{v_{out,1} \dots v_{out,n}\} \quad .L(v_{out,i}) = ``mux\_out_i" \quad \land (v_{out,i} , v_{select}) \in E \text{ and } \\ L(v_{select}) = ``mux\_select"
```

Whenever something is connected to input or output of the mux in B, model(B) has an edge to the corresponding vertex  $v \in \{v_{left,1} \dots v_{left,n}\} \cup \{v_{right,1} \dots v_{right,n}\} \cup \{v_{out,1} \dots v_{out,n}\}$ . Furthermore, if B has a wire to the selection input, model(B) has an edge to the vertex  $v_{select}$ .

Each LUT that has n inputs and m outputs corresponds to unique vertices  $v_{in}$  and  $v_{out}$  such that  $L(v_{in}) = "lut_{in}"$ ,  $L(v_{out}) = "lut_{out}"$  and  $(v_{in}, v_{out}) \in E$ . Wires to the input of the LUT correspond with edges to  $v_{in}$  whilst wires from the output of the LUT correspond with edges from  $v_{out}$ .

change to model(B)

• Each register that has *n* inputs corresponds to:

 $\{v_{in,1} \dots v_{in,n}\} \cup \{v_{out,1} \dots v_{out,n}\} \cup \{v_{set}, v_{resetsync}, v_{resetasync}\}$  where  $\forall v_{in,i} \in \{v_{in,1} \dots v_{in,n}\} \quad .L(v_{in,i}) = \text{``register\_in''} \quad \land (v_{in,i}, v_{set}) \in E, \ \forall v_{out,i} \in \{v_{out,1} \dots v_{out,n}\} \quad .L(v_{out,i}) = \text{``register\_out''} \quad \land (v_{out,i}, v_{set}) \in E,$ 

 $\begin{array}{c} \text{change} \\ \text{to} \\ model(B) \end{array}$ 

```
L(v_{set}) = "register\_set",
        \begin{array}{ll} L(v_{resetsync}) \ = \ "register\_reset\_sync" & \land (v_{set}, v_{resetsync}) \ \in E \ \text{and} \\ L(v_{resetasync}) \ = \ "register\_resFet\_async" & \land (v_{set}, v_{resetasync}) \ \in E. \end{array}
       A connection to an input of the register at wire position x corresponds with an edge to v_{in.x.}
                                                                                                                               change
        Similarly, a connection to an output of the register at wire position x corresponds with an
       edge to v_{out,x}. Connections to the set-, synchronous reset and asynchronous reset gates in
                                                                                                                              model(B)
       the FPGA correspond to edges to the respective vertex in \{v_{set}, v_{resetsync}, v_{resetasync}\}.
                                                                                                                               change
    • Each connection by wire corresponds to an edge.
                                                                                                                               to
                                                                                                                               model(
        FPGA program
3.2
                                                                                                                               change
                                                                                                                               to
                                                                                                                               model(
                                                                                                                               change
```

## 4 Preliminaries

## 5 Algorithm

- 5.1 State space storage
- 5.2 State space exploration
- 5.3 Hierarchy usage
- **5.4** Defining f

# Performance experiments

## 7 Software design

- 7.1 Architecture
- 7.2 Manual

## 8 Conclusion

## 9 Discussion

## 10 Future Research

# **Appendices**

## A History of subgraph isomorphism algorithms



