

## FULL ADDER(1BIT) STRUCTURAL STYLE

```
module full_adder(a,b,cin,sum,cout);
    input a,b,cin;
    output reg sum,cout;
    always @(a or b or cin)
        begin
            sum=a^b^cin;
            cout=a&b | (a^b)&cin;
        end
endmodule
```

## TESTBENCH

```
module fulladder_tb;
    reg a,b,c;
    wire sum ,cout;
    fulladder DTU (a,b,c,sum,cout);
    initial
        begin
            $dumpfile("design.vcd");
            $dumpvars;
            $monitor($time,"a=%b , b=%b , c=%b ,sum=%h ,cout=%b",a,b,c,sum,cout);
            #5 a=1'b0;b=1'b1;c=1'b1;
            #5 a=1'b0;b=1'b0;c=1'b0;
            #5 $finish;
        end
endmodule
```

