
# Wordy Notes (ECE 242)


### Transistor's Intrinsic Gain (MOSFETS)

Given some MOSFET circuit



ond assuming it's in saturation,

vi to vo we can draw its small signal model as such:



Both NMOS and PMOS small signal models are of this form. It is simply a matter of connecting external components to the gate I source I diain as required.

Now, how do we find the gain A = Nohi from this mode!?

The first thing to realize is that vi is attached in parallel to the Gate-Source junction, meaning vas is the same voltage as vi

This, in turn, means our dependent current source's current can be expressed as gmv, instead

Since the drain is an open circuit, the resulting current can only flow through the source-resistance loop: gmvgs ro vo


and the resulting voltage generated across ro is the output voltage itself.

Through Ohm's Law, the voltage across ro is  $v_0 = (-g_m v_i) r_0$ , which can be rearranged to yield our gain:

#### Transistor's Intrinsic Gain (BJT)

Given some BJT Circuit:

(OC) VI DIL VO and assuming it's in active, we can draw it's small signal model following the same shorting lopen Yules as before:



Notice that it looks remorkably like the MOSFET'S small signal model, with the exception of ra where the empty vas node would be of course, again this model works for both NPN and PNP BJG

Again, how do we find the gain A = Vo/vi?

Notice once again vi is in Parallel with ri, thereby imparting the entirety of its voltage to rn. As such,  $V_{\pi} = V_{i}$ . There are a variety of ways that gm can be calculated

However, Mn, Cox, width of the chips, and threshold voltage are all fairly stagnant values, and are rather difficult to manipulate transister by transister. Let's look at ro.

$$r_{0} = \frac{1}{\lambda I_{DS}}$$

$$= \frac{V_{A} mos}{I_{D}}$$

$$= \frac{V_{A} L}{I_{D}}$$

We can then combine the two as such:

$$A = \frac{2 \text{ To}}{(V_{GS} - Vt)} \frac{V_{A'} L}{I_{D}}$$

$$= \frac{2 V_{A'} L}{(V_{GS} - Vt)}$$

Leaving us with essentially the length being the only modifiable variable of the transistor.

# Controlling Gain in BJTs

Again, we have the same expression for gain, however the two variables gm and ro vary in what they constitute.

 $r_0 = \frac{V_A}{T_C}$ 

$$A = g_m r_0$$


$$= \frac{V_A}{V_T}$$

With Va being a material property and VT being a constant 25 mV, we can't actually do much here to charge the gain. Va typically ranges from 5V to 50 V, so realistically the range of the gain is about 200 VV (46 dB) to 2000 VV (66 dB).

### Practical Current Sources and Effects on Gain

Real sources tend to have a source resistance associated with them, and as such our gains may vary dependent on the source resistance's value.

For example:



where R is some finite resistance of the source.


Again, assuming our base currents are negligible, we can reduce the circuit to:

and as such the output voltage is the result of the current going through the parallel equivalent of ro and R.

#### The MOSFET Cascode

So what if we want more gain than can be produced from one transistor? We now introduce the cascode configuration, which has another MOS connected to the first's source.


Generally, it's safe to assume each of the transistors have the same parameters, but we'll be deriving relationships generally. Let's draw the small signal model, and calculate our new gain



The first thing to notice is that Vo is measured all the way across roz, down to roi, down to ground, so we should be able to find Vo as the sum of voltages across roz and roi.


Let's start at M1 and move opwards. Vi is connected in parallel with VGSI, and as such, VGSI = VI, which means the current generated must be gmi VI.

Then, let's take the entire M2 as one black box with three terminals for gate, drain, and sovice.




The gate, being disconnected from everything else, cannot have any current flowing through it. The drain, being an open circuit, also cannot conceivably have any current through it. By KCL, it follows that the last terminal the source, must also not have any current, as only then will the net current be zero

Since no current goes in lout from M1's drain, we can simply analyze M1 on its own.



As such, the voltage across rol simply evaluates to

through Ohm's Law, Obviously, this means the voltage RISE across rol is (-gm ?i) rol, meaning M1's drain / M2's source is at that voltage.



Since Vasa = Vaz - Vsa, we can now provide their values, calculating

Since we already know the gain of a MOS transistor. Is  $A = -g_m r_0 \rightarrow v_0 = -g_m v_0 r_0$ , we can, with confidence, say that the voltage across row is given by that same equation:

. Now, since we have both the voltage across roll and . roz, we can calculate the resulting total ro.


Which is neat, but is more interesting if we take the case where both MOSFETs are the same:

And, further, assuming garo is large enough such that garage = very small, we can conclude garo?

Accessible \* (Aone mos)2


# Thevenin Equivalents

Now, let's say we want to draw a thevenin equivalent circuit for our cascode. But what does that mean for a circuit that doesn't provide a constant voltage?



where RTH simply represents the response to any changes in current

As such, it's not difficult to generalize that a cascode circuit



Va all RL Vo that has a DEPENDENT voltage vi all Source:

As such, through the voltage divider created by Rai and Re the resulting output is

$$Yo = AVi\left(\frac{RL}{Rod + RL}\right)$$

But now the question is: now do me find the output resistance of the coscode circuit?

### Rout of a Source - Degenerated MOSFET


to make things simpler, we'll explore the output resistance of a single-MOS circuit first

The process to find Rout is one that should be familiar from previous years.

- Set all independent sources to zero.
- Apply Vtest or Itest to the terminal we want to find the output resistance of
- 3 Find open circuit voltage or short-circuit corrent
- (A) Calculate RTH = Vtest.

. We've already done the first two steps in the small signal model we've already drawn.

Notice how we've attached Itest to the drain. Obviously this current can't go up from the source to the gate due to the open circuit, so it must go all down to Rs.




Current in, current out, that's just how life is Now, we can calculate what Vs is:

and consequently, Vons = Va - Vs = - Itest Rs.

Now that we have Vas: we can re-express the current source's current as gm (-Itest Rs). Remember we're trying to find the resulting test voltage, which is the combined drops across to and Rs.

But we don't know exactly how much current flows through ro, so we can use kCL at the top of RS to figure that out



Define currents leaving the node as positive.

and by Ohm's Law it follows that

and finally, the total voltage drop

Finally, we can move onto the last step:

Which can be approximated to simply gmRs ro. given Rs and ro are large enough values.

### Output Resistance of Cascode Amplifiers

Okay, so now that we've found an approximation for the output resistance of a single MOS, we can take that approximation and use it to calculate the output resistance of multiple.

Again, we've already done the first two steps of solving for RTH. Notice that we've shorted the input signal as well, as it's an independent source

That makes M1's dependent current source zero, and as such, all current provided by M2 must go through roi, so we could even redraw it as:

Does this look similar? It's because we just solved it - it's the source-degenerated MOSFET circuit, except instead of Rs at the source, it's rol-

Remember that the Rout came out to:

which means the cascode output fallows as

#### Back to the Thevenin / Norton Model

Now, we have all the pieces required to build our equivalent models of coscode amplifiers.


If we want to convert this to the Norton model; all we have to do is calculate G, the transconductance, which is given by A/Rout.

If we can neglect ros in the denominator,

and the resulting Norton equivalent is:

# Input Resistance of the Common-Gate Amplifier

We looked at output resistance of the entire cascode amplifier, but what about one piece's input resistance? Let's take a look at the circuit.



So instead of another MOS in coscode, we have some bias component with the input right above it, and some load resistance RL on the output

We want to find the input resistance looking up into Mas. For the purpose of Yater use. the source of the we'll call our MOS M2.

The first thing to note is that if we black look the dependent source and row:

All current must come out of the drain and down into RL, and as such we can calculate the voltage across

VRL = Itest RL

We also know the gate voltage and the source voltage, and we can find the gate to source voltage, and further, the generated dependent current from it.

Then, we can use KCL to find the current relationship

ro Ri -> Vrost D Ri


H's clear that Vtest will be the sum of the resistor voltages

and as such the input resistance

## Output Resistance of Emitter - Degenerated Amplifier

Are you tired of MOSFETs? Well I am too, so we've going to repeat the same exercises with BJTS instead

Notice that ra and RE are in parallel. Let's redrow.



Whoa. Deja vu Isn't this just the source-degenerated MOSFET circuit. Recall it had the output resistance

So now we can simply replace Rs with (RE//rn):

There's a few things that are important here, though, which differs from the MOS side of things First, as we increase RE, (RE11 rn) approaches rn.

The second is  $g_m = \frac{I_c}{V_T}$ . The third is now  $r_T$  is expressed as well:  $r_T = \frac{V_T}{I_B}$ .

And as such: 
$$g_m r_{\pi} = \frac{I_c}{V_T} \frac{V_T}{I_B}$$

$$= \frac{I_c}{I_B}, \text{ which is the definition of } B.$$


$$\therefore \text{ Root} = r_0 + r_{\pi} + \beta r_0$$

Which means there's a theoretical upper limit to the output resistance, determined by the hardword, when using this configuration.


### Input Resistance of Brosed Common-Base Amplifier

Following finding the output resistance, we can also find the input resistance book a into the emitter of a BJT. Let's look at the circuit.

Once avoin, we cut all of our independent sources and we've pre-emptively attached our test voltage source. Of course, we could be used a current source or well. but it doesn't really matter, Let's redraw the circuit so it's a but eavier to see the relationary cetween voltages



Whoa. Hold up a second. How did our small-signal common-gate MOS in small signal look?



Where the MOS's Rin = (ro + Rt ). Remember that


the ENTIRE circuit represented by Rin can be turned into a single resistor with the same terminals. Note Vtest is connected to the source and ground. As such:

Now, if we simplify the BJT the same way:

Then isn't our new Rin just ral Rinmos?

#### The Double Cascode

So, what nappens if we have a need for an output resistance larger than Rout = roi + roi + qm2 roi row? Simple > we just stack more transistors on



Rout 1: For Provi

Small signal diagram as a reminder. Vas = 0 :- current is 0 and as such Routis simply roj.

Routs: We've solved this already to be

Routs = Routs + ros + gmz Routs ros

= ros + ros + gmz ros ros

Routs = So wouldn't this follow the same pattern?

Routs = Routs + ros + gms Routs ros

= [roi + ros + gms roi ros] + ros

+ gms ros [roi + ros + gms roi ros]

= roi + ros + ros + gms roi ros +

gms ros ros - gms ros roi + gms gms roi ros rs

In the case where roi ≈ ros ≈ ros gm, ≈ gms ≈ gms

we can generalize this to

Rout = 3ro + 3gmro2 + gm2ro3


≈ gm2ro3

if we warried to be REALLY 1024 about it.

However, stacking transistors contine end-all be-and of increasing output resistance Remember that each transistor has a voltage across it required to keep it operating in Saturation As such, the more we have, the higher voltage VoD/Vss we have to supply


# The Folded Cascode Configuration

"Folding" a cascode lets us accomplish a few interesting goals. Firstly, note that the "fold" is where the transistors would normally be afterned



This allows us to increase the input and output swing range and means that we can now connect to to other inputs to create the feedback loops that we so love. (Remember their prolific use in op-amps)


Let's find the output resistance here. Since it's an unfamiliar configuration, we'll draw the entire email-signal model Of course, as always, we'll turn off independent sources and attach our test source.



It may be obvious already, but let's make it even more obvious how the test current will flow.

As you can see, we MUST have Ited flowing through \$1,02, and the D1-52 connection gm Vosi is 0, notice, as the Vosi is a ground-to-ground difference Let's recrow.

Hold up - Vasz is simply the voltage across cos. Obviously all of Itest must flow through it making its voltage Vroi = (Itest) roi = - Vasz. As follows, the current generated is gm (-Itest) roi. But let's redraw again so we can take a look at the voltages in a nicer way.



Now, it's much clearer that Vtest - Vroi + Vroz. We can now do KCL at D2 to determine how much current ques into roz. Define outwards as positive

$$0 = i_1 + i_2 + i_3$$

$$0 = -g_m T_{test} (o_1 + i_2 - I_{test})$$

$$i_2 = T_{test} (g_m v_{01} + 1)$$

And as such its vallage, and the thevenin vallage, is I test (gm roi +1) roz.


$$\therefore Rod = \frac{\sqrt{TH}}{I_{test}} = \frac{I_{test} (g_m ron + 1)}{I_{test}} roz = (g_m ron + 1) roz$$

Of course, this process can be repeated for any other situations - perhaps the sources are non-ideal and have finite resistances of their own.

The important thing to recognize is that if part of the circuit can be reduced to an already known resistance, that will make analysis much easier.

#### The MOS Current Mirror

The name's got it all. We mirror current from ene side of this circuit to other. But why do we use them? Current sources aren't very space-efficient, so we can use current millions to imitate these Sources.



So the first tring to note

15 that the DI is connected to

15 that the DI is connected to

16 Ga.

Due to this, Vasi = Vosi, and as such,

co. solutation constrain for MI. is always true, therefore our current coming in can be guaranteed

Also, since the gates are tied together, and the sources are both grounded; their Vas mus<sup>1</sup> be equal.


It's also safe to assume M2 is also in solutation as it doesn't make sense to design configurations like this in triode (god help us it you design with cutoff)

As such, current through both drains and sources can be expressed using the saturation corrent equation, and their ratios are given as such: Int = (1/2) Mn2 (0x2 (W/L)2 [Na3-Vt2]2

ID (1/2) Mn1 Cox1 (W/L), [Vas-Vt1]2 Given the situation where M1 = M2 except for the ratios of widths and lengths, the current gain is In (W/L), simply the ratio of (the ratio of width and length)s. So given two transistors that are exactly the same, the generated current is exactly that of the input. The BJT Current Mimor As always, the law of 242 dictates that anything a MOS can do, a BJT can do, too, so: Again, the extra wire forces that a to be active, and it is safe to assume a also operates in that region. Recall that active collector-emitter current is given by Ic = Ise VBE/VT where Is is the reverse soturation current, a hardware


property.


Of course e and VT are also parameters we have no control over. We've tied the bases together. so base-emitter voltage is equal. As such: a finite amount of base current, and as such, In = collector current + base corrent Where we have both base currents of each BJT flowing away from Qi's collector. Jin = Ic1 + IB1 + IB2 = Ic1 + 2(Ic1/B) The output current is simply the current in as's collector, which means the gain  $I_{\text{cut}} = I_{\text{cs}} = I_{\text{cs}}$   $I_{\text{cu}} + 2\left(\frac{I_{\text{cu}}}{B}\right) = I + \frac{3}{3}B$ If we assume the collector currents are essentially equal, where we're left with a small "error" that arises due to the base currents



	Mintox
	D Current ratios are dependent on how well individual
	transistors match
	2) There is a limited voltage range the circuit can
	hangle dictored by the regions of operation.
614 E	For example, a MOS must always have: Ves = VGs - Vt
35,1	3) For BJTs, the base currents cause slight imbalance
	In the mirror. This error becomes larger the higher the #
	BJTs are involved
	4) These have a finite output resistance. Ideally, this would
	be infinite.
	TO OUT ON THE STATE OF THE STAT
	Improving the BJT Current Mirror
	Transition of the state of the
	As we mentioned before, the performance of the BJ
	mirror decreases with the number involved. It we did the
	analysis (though it makes sense even without it)
	The I was the standard
	I at = 1, where N is the number of IIIn 1+ N+3/8 additional BJTs.
3.5	1 /P agarnana) Duis
	Now, how can we solve the problem? Since our de facto
	answer is always more transistors, lets shove another
	BIT in the base - collector wire
	Was Diversified the Control of the C
	There's two important BJT equations  Other as I took to recall here: Ic = BIB
	大小総理機   1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Q 2 4 - (P 1)/18
	so what our new Bot does is
	amplify the base current.

Let's work backwards from the output Firstly. Tout = Ica, which must mean there is a base current in Q2 if its collector covert is non-zero, of IB2 = Ica The same is true of Q1, so it must also have a base current of Ici. By kcl it follows that our new BJT has emitter current Ici + Ica Then, we can calculate Q3's base current in the same So, In must be the sum of Q3's base and Q1's collector And from here, we can find our new current gain  $\frac{\text{Tat} = I_{C3}}{\text{Tin}} = \frac{1}{1 + \frac{2}{\beta^{3+\beta}}}$ which is a much better match. Now, to address another problem: possibly low, finite output resistances. Do you remember what we learned at the start?





 $V_{DS} \ge V_{GS} - V_t$   $V_{D} > V_G - V_t$   $V_{Omin} = V_{GA} - V_t$   $= V_t + 2V_{OV}$ 

in order for the MOSs to stay in saturation and keep our high output resistance.

The Differential Signal

First, we have to learn some terminology.

Single - ended: -o vo Measured between a single node
of and ground, where ground is
a constant patential

Afferential signal: To Vo-on Measured between Vi D DVs two non-constant nodes

Common-mode signal: The signal that is applied to both nodes, taken as the average of the two potentials: Van = V1+V2

The motivation for the differential pair comes from a component configuration from 240: The differential amplifier.

V2 0 R2 The So how do we V1 0 - R1 The vo = R2 (V1 - V2) go about replicating this functionality with transistors?

The MOSFET Differential Pair

Ro Ro Ro VIO WILL HOV2

For the sake of simplicity, we'll assume that the MOSFETS are matched perfectly, and in saturation

We apply gate voltages V, and V2 to each MOS, and measure the resulting voltage as the difference of the drain voltages.

Can we prove that this circuit acts Similarly to the differential amplifier? Let's vary our inputs and see what happens

1) Vi and Va are both OV.

The gates and sources are both equal, meaning Vasi = Vasa. As such, the generated currents, Issi and Issa, must be equal as well (as they are perfectly matched).

Note the current source at the bottom that forces the sum of the currents to be I, and as such, each side must provide 1/2 I current.

This means the voltage drop across Ro must be 12 Ro. and both Voi = Voz = Vop - 12 Rp.

- to no inputs
- 2) Vi and V2 are equal, but non-zero.

Obviously, the gate voltages of both devices are still equal, and in turn, Vasi = Vasa, which generate equal corrects.

The total current still needs to be I, so each side provides 1/2 I.

This means there is a constant voltage drup across each resistor equal to 12 TRD, which implies the drain voltages don't change. They're still equal.

- .. The circuit responds correctly to a common mode voltage, providing an output of D.V.
- 3) V1 and V2 are not equal (assume V, > V2).


Since the gate voltage of MI is higher, VGSI > VGS2, which generates different currents.


HOWEVER, the sum is still forced to be I, so Ipi and Ips must equal I. We'll call the difference AI.

As such, the voltages across the resistors are unequal, now given by  $V_{RD} = R_D ( \% I \pm \% \Delta I )$  where + and - are for MI and M2 respectively.

This means  $V_{DI} = V_{PD} - R_D (V_D I + V_D \Delta I)$   $V_{DJ} = V_{DD} - R_D (V_D I - V_D \Delta I)$ 

and the difference Voi - Voz = - Ro AI, which is the proper response to a difference in inputs.





## Characterizing Distortion

So we know that ideally, distortion should be minimized wherever possible. But how much does it actually hurt us?

Recall we have  $i_{D1} = \frac{I}{2} + gm \frac{Vid}{2} \left(1 - \frac{1}{2} \left(\frac{Vid}{2V_{DV}}\right)^2\right)$ 

which can be rewritten as:

Where we can separate our current into linear and distortion signals, and compare their effects

% Distortion = (Distortion) 100%

Linear


$$= \left(\frac{g_m \text{ Vid}}{2} \left[\frac{1}{2} \left(\frac{\text{Vid}}{2}\right)^2\right]\right) 100\%$$

$$= \frac{1}{2} \left(\frac{\text{Vid}}{2}\right)^2 100\%$$

And now, atternatively, we can solve for the input differential voltage given a percentage of distortion

## Small Signal Analysis of the MOS Differential Pair

We've done a lot of inspection analysis, so now it's time to crunch down and analyze the differential poir in small signal as an amplifier.



We apply both a differential input and a common mode input to the gates.

Csmall signal)

Ro

Ro

Ro

Ro

On For Vo to For Dos

GI

Vasa

Vasa

Sil

Vasa

Vasa

Sil


Vid

The Company of Signal


Vid

The Company of Si

Firstly, the most important thing to remember is that current always does its best to flow in a loop. There's a ground in between the resistors, and though it may be tempting to say current flows into it, that's not actually the case. If it flows into ground, where does it come from? There's nowhere it can start, and as such, the only way



Now that we have Vas for both transistors, we can redraw the circuit's middle portion. And suddenly, we're left with a really simple circuit that generates a total gmVid current, causing a voltage DROP in Ro, and a voltage RISE in Ro. Let's turn it on its head so the lower potential matches the orientation.  $g_{m}\frac{Vid}{2}$   $V_{0}^{+} = -\left(g_{m}\frac{Vid}{2}\right)RDI$   $V_{0}^{+} = g_{m}\frac{Vid}{2}RDI$   $V_{0}^{+} = g_{m}\frac{Vid}{2}RDI$ Which gives us Vo = Vo - Vo , and voltage gain A = gmRd = gmRd Vid You may have noticed, though, our small-signal model isn't really complete: "Where is the finite output resistance of each transistor?" Let's do that now.



Alright, let's prove this through KCL Remember there's still no accessible ground so current into it is still O. Define outwards as positive.

Remember that hos can be considered as in series:

$$(V_{01} - V_{02}) + g_m V_{id} + V_{01} = 0$$

KCL @ B: 
$$i_{4} + i_{5} + i_{6} = 0$$
  
 $\left(\frac{V_{D2} - V_{D1}}{2R_{D}}\right) + g_{m}\left(\frac{-V_{1d}}{2}\right) + \frac{V_{D2}}{r_{0}} = 0$ 

Since they're both O, we can equate them:

$$\frac{\left(V_{D1}-V_{D2}\right)+g_{m}V_{id}+V_{D1}}{2r_{o}} = \frac{\left(V_{D2}-V_{D1}\right)-g_{m}V_{id}+V_{D2}}{2r_{o}}$$

$$g_{m}V_{id}+g_{m}V_{id} = \frac{\left(V_{D2}-V_{D1}\right)-\left(V_{D1}-V_{D1}\right)+V_{D2}-V_{D1}}{2R_{D}} + \frac{V_{D2}-V_{D1}}{r_{o}}$$

$$g_{m}V_{id} = \frac{V_{D2}-V_{D1}}{R_{D}} + \frac{V_{D2}-V_{D1}}{r_{o}}$$

$$= \frac{V_{O}+V_{O}}{R_{D}} + \frac{V_{O}}{r_{o}}$$

Hilberry

And as such our gain A = Vo has changed to Vid	
$A = \frac{Vo}{Vid}$ $= g_m \left[ \frac{1}{Ro} + \frac{1}{ro} \right]^{-1}$	
= 0 [ 1 ] 7	
ym Ro + ro J	
= gm (Ro //ro)	
Which is a diminished gain from when we assumed the output resistance was infinite.	
the output resistance was infinite.	
BJT Differential Amplifiers	
What is this course if we're not duplicating functionality	
with BJTs? At this point I kind of wonder why people would use BJTs even with the deficiencies base currents	
cause, but oh well	
A +Vec	
Re Re the BJTs are in active made,	
Cause, but oh well  Now, spooky. We can assume  Rc the BJTs are in active made,  Where Ver - VB2 = Vid.  Recall icr = Is e  Ver - VE	
Resall in - To e (Ver-VE/VT	
Re(a) ici = $\frac{1}{1}$ s e $\frac{(\sqrt{81-\sqrt{\epsilon}}/\sqrt{1})}{\sqrt{\epsilon}}$ -Vee icz = $\frac{1}{1}$ s e $\frac{(\sqrt{81-\sqrt{\epsilon}}/\sqrt{1})}{\sqrt{\epsilon}}$	
-Vec icx = Is e (Vez-Ve) V-	
×	
We're going to do something a little odd here for the	
Sake of large signal analysis	
CV81-V83) NT	
161 = 6	
ies	


Which by some freaky magical math yields

$$\frac{\lambda \epsilon_1}{\lambda \epsilon_1 + \lambda \epsilon_2} = \frac{1}{1 + e^{(V_{B2} - V_{B1})/V_T}}$$

$$\frac{\lambda \epsilon_2}{\lambda \epsilon_1 + \lambda \epsilon_2} = \frac{1}{1 + e^{(V_{B1} - V_{B2})/V_T}}$$

Now, remember total current out of the emitter must equal I due to the current source, and Voi - Voz = Vid.


It's not quite as easy to dissect this function into linear Inon linear pieces, so let's try plugging in some numbers instead



Input and Output Signal Swing

One important concept we haven't touched yet is "swing". Essentially, it states the minimum and maximum height a signal can be before it gets clamped by the supply or distorted due to inability to keep a component in its proper region.

Hilrory



What we want to find here is output and input swing.

Remember that Ad = Va, Vid

so by finding two of these parameters will allow us to find the third.

Don't be intimidated by the bottom part of the circuit It's simply a current mirror. We are given the following

 $V_{BE} = 0.7 \text{ V}$  for all Q;  $V_{A} = 40 \text{ V}$   $V_{cm} = 0 \text{ V}$   $V_{CE} = 0.7 \text{ V}$  for all Q;  $\beta = 100$ 

1) DC Operating Point

The first thing to find is how the circuit reacts to no input.

Qi's base = Qa's base = OV .. VBE112 = -0.7 V

Because Vid is O, the current splits equally, pulling ImA in each branch this causes TOV voltage drops across each lok resistor.

By the same virtue, Q3 and Q4's base must also have a voltage rise of 0.7 V, bringing them up to -14.3 V.

## 2) Output signal swing

We must make use of our DC operating point: the maximum of Vot occurs when vid is large enough to force all 2 mA of current through a branch, meaning THE OTHER branch with no current has no voltage drops across the resistor.

.. Vo max = Vo max = 15 V

Now, in the opposite branch:

Vo min = Vo min = -5 V.

But wait: The ce voltage is now less than the be voltage, which means we're no longer in the active region: We're stuck at a minimum of OV.

As such, the largest sine wave we can have at that node is 5V ± 5V, without getting out of active.

And further, the largest DIFFERENCE of voltages at the output is 20V.


So what can we do to increase the swing?

The first thing we can do is drop Vcm down to -5 V, which allows us to take advantage of the maximum swing, of two 20 Vpp signals, giving a largest difference of 40 V.


Another way we can change this is lowering our bias current. For example, if I was lowered to 1.5 mA, the drop across the lok resistors is 7.5 V when Vid = 0. This means (assuming Vcm = 0), so one signal can be 7.5 ± 7.5 V, giving us a maximum difference of 30V.



Let's draw the small signal model. Remember that we zero independent sources (Vcm AND the current mirror that acts as a source) and apply our test voltage.



There's a very simple trick to realize here that makes analysis really easy. It goes back to the fact that the ground at the top doesn't have any current going through it, so ALL current Must go through both ran and raz.



So no matter how many times the current flows through the loop in the middle, it must always exit through and enter into m.

.. Rin = 2rm, if they're equal.

Okay, okay, maybe that isn't enough to convince you, so let's do some kcl We'll keep in mind an important assumption: The circuit's input is correctly balanced such that the node between row and roz is a SIGNAL GROUND (a fake one like the one of the top), meaning that that node is a constant ov. Let's look at a simplified example. V/2 (2) R+ V/2 Note that through voltage division, each resistor is = 1 - 2 given its corresponding voltage, and the voltage between is OV. Note also that the net current In between is also OA, as the top R generates V/2R and the bottom generates -V/2R, Let's go back. KCL @ A: i, +i2 +i3 = 0

- (Vtest) - (gm Vtest) + i3 = 0 13 = Vtest (1 + 9m) KCL @ B: 14 + 15 + 16 = 0 (Vtest) + (gm Vtest) + 16 = 0 16 = - Vtest ( + gm)

where is is clearly -iz, so current in, current out; So the world goes.

which is essentially just 2rn due to 2/gm being very small.

4) Differential voltage gain

Let's go back to our assumption that we have  $g_m(\frac{vid}{2})$  current flowing down on the left side and  $g_m(\frac{vid}{2})$  flowing up on the other.

Remember that in between each ro and lok resistor, there is a signal ground if we redraw, it could look like this:



It's pretty plain to see that each half contains an ro and a lok in parallel, and in conclusion


and further.

and from here we can calculate our differential

Vo = gm [ro//10k]

## 5) Output resistance


We should be familiar with the methodology by now. Cut independent sources, dump a test source between the output's terminals. Let's do that.



Right off the bat we can ignore vn because current can't flow into those terminals. Then, we can disregard the dependent sources because there is now no voltage drop across rn. Let's redraw.

Hilron

Now, all we're left with is three parallel branches, and itest is simply the current generated across each - 13 = i1 + i2 = Vtest + Vtest 2ro 20k itest = - Ytest (1 + 1 are itest Laro 20k] RTH = (ro+ro) // (10k +10k) Active Loads So what active loads are never really got explained, so here is Wikipedia's take on it. "An active load is a component or a circuit that functions as a current-stable, non-linear resistor" To Example, in this basic common-emitter circuit, the current source REPRESENTS VBO an active load. We could expand this. Here, we've replaced a current source with a MOS current mirror. Due to transistors, the current minor is the active load Now, what if we're given a more complicated circuit?



For the sake of simplicity, we'll assume that all the transistors are to be biosed in saturation.

Like all normal analysis questions, we'll solve for the differential voltage gain. Ad, and the output and input resistances looking into their respective terminals.


First thing's first (I'll eatcho brains... Sorry, listening to Nicki Minaj) let's see what we can identify from this circuit.

We've got Mb that mirrors Ip current into both M3 and M4. M5 closs the same, at a 1:2 ratio, mirroring 2Ip into MO. One of the biggest things to remember about this circuit is that no current can enter into the gate of a transistor, so Mb and M5 are essentially an entire separate circuit.


The next thing to take note of 1s that mirrored Moss work as non-ideal current sources and sinks, so we could replace M3 and M4 with non-ideal current sources of Ip, and MO with a non-ideal current sink of 2 Ip.


What we're left with is actually a rather tame, uninteresting circuit

Hibrory



The differential output is already open circuit, so The short circuit current is fairly simple, too. Notice how corrent avoids the two resistors at the top In altogether. The dependent sources each provide gm (vid ) current, and since all the current can do is have itself a nice ring around the rosy through the middle loop; the short circuit current must be just the same isc = gm Vid/s isc = gm Vid 2 Since isc = Gvid, we can conclude G = gm Finally, the last part of the puzzle required is the output resistance, which we can get by cutting sources and replacing our output with a Remember what happened before? Vas = 0 meaning the sources don't provide any current, either. So the only current comes from our test source, and only goes through the resistors, avoiding the "grounds" due to the balance of the circuit Maybe a re-sketch will help.






All dependent sources are the standard gm; Vosi. All non-small signal gate voltages are set to 0, so anywhere where sources are 0 will guarantee that transistor is reduced to a single resistor due to the sources.

Providing 0 current

The transistors that fit this description are: M7 and M8 (sources connected to "Vss), and MO (source connected to "Vss)

Let's redraw and see how this circuit resolves.




Phew. I flipped some transistors upside - down for better readability. By symmetry and balance, we can once again conclude that no current flows in or out of the signal grounds at the top and bottom


1) Input Resistance

As with all inputs based at the gotes of a MOS, this

2) Differential Voltage Gain and Output Resistance

Let's find the output resistance first, because it seems like it may be easier. Now, the process of this is a little odd, so bear with me.
Remember, we're looking into the Vo and Vot terminals.





ground allows us to conclude that there is an Itest (roz, rog) voltage drop across those resistors.

gm Vass = gm Itest roz gm Vasb = gm Itest roz

Which of course means the current into ros and ros are a result that can be calculated through kCL.

So the voltages across those resistors is

Vros = Itest ros (1 + gmroz)

Vros = -Itest ros (1 + gmroz)

Now, we've got eventhing we need to calculate Vtest, the voltage difference between A and B.

Vtest = VA - VB

= (Vros + Vss) - (Vro6 + Vs6)

= (Itest ros + Itest ros ro7gm + Itest ro7)

- (- Itest ro6 = Itest gmro6ro8 - Itest ro8)


= Itest (ro5 + gmro5ro7 + ro7 + ro6 +

gmro6rg + ro8)

Vtest = Rout = [ros + ro7 + gmrosro7] +
Itest [ro6 + ro8 + gmro6 ro8]

Which makes quite a bit of sense as the circuit is really just coscode circuits in series.

## 26) Bottom Half Output Resistance



Remembering that no current goes into roo, due to the balanced nature of the circuit; we can remove it from the circuit, effectively setting \$1/52 to OV, thereby turning their dependent sources off and reducing those transistors to finite output resistances Let's redraw.

ros
Thest. Veest

WOW, WACKY It reduces to the exact same thing we had before, two cascode resistances in series.

So without any further calculation, we can simply state that

Rout = 101+103 + gmro1 103 + 1102 + 104 + gmro2 104

2c) Putting H together

Rout = Routtop // Routbot = = [ros + ros + ros + ros + gmros ros + gmros ron]// [ros + ros + ros + ros + gmros ros + gmros ros]


3) Differential Voltage Gain

Again, let's find

G = isc so we can calculate

Ad = GRout

By replacing vo's terminals with a short circuit, # we can immediately ignore everything above it, as no current will go into there



Once again, invoke balanced circuit assumption, rendering the sources of s1 and s2 to ov.

This causes gm Vid/2 current & in MI gm Vid/2 current 1 in M2

Notice that at A, B, C, and D, the current flowing through that area must be the short circuit current as well