

1 Methodology

1.1 Preliminary Analysis

At an earlier stage of the project, we plan to build an octave piano with twelve notes including minor keys. At that stage, we analyzed the frequency spectrum of each note and found out it is possible to produce a majority feeling of sound with only four harmonics to a given note.

After synthesizing all the keynotes from its harmonics using Matlab, we moved to circuit development. At this stage, we decided to stimulate only one note from the piano because the generation of notes is modularizable. For this purpose, we have chosen the C-wave which is in the middle of the spectrum.

1.2 Circuit Design

The key components of the circuit are illustrated below in the block diagram. Before moving to the prototype all the circuits are simulated using NI Multism. Working simulation models of all the circuits can be found in the git-repository.

Block Diagram of the Circuit

1.2.1 Wave Generator

Square wave generation of half the frequency together with a bandpass active filter is considered in the first stage of the circuit development. Need for achieving a larger Q factor for the filter as the number of harmonics increases, lift the choice to not-feasible.

Moving towards a stable solution brought the Wien bridge oscillator into play. These oscillators have the flexibility over frequency choice ($\frac{1}{2\pi RC}$) making them the most suitable option to be used with modularizable piano.

1.2.2 Key and Pedal

After a clear analysis of the waveform using Matlab, it is expected to achieve an exponential decay in the waveform once the oscillation is triggered. Looking at the discharging behavior of the capacitor initially it decided to engage a capacitor together with an analog multiplier to form an envelope around wave output.

Due to the power inefficiency of the design and difficulty in finding good quality multipliers, the design moved to engage tuning of negative feedback of oscillator to achieve necessary output. This is further utilized to mimic the damping pedal of the piano by controlling the elongation of the signal-out of each oscillator.

1.2.3 Scalar Adder

Direct connection between outputs of oscillators even after scaling leads to interference in the signal generation stage of the oscillator. In contrast, using a scaling adder we can provide a low impedance output path while scaling the inputs as specified.

1.2.4 Amplifier

At earlier stages, the amplifier was implemented in class-A configuration. The requirement for lower output resistance of the bias path leads to high power dissipation in the signal-free state. This made such a model not practical without huge heat-sinks at the cost of low power efficiency. **Active**

Amplifier Stage: In the first part of the amplifier design an op-amp is used in the inverting configuration. The feedback path is connected to the end of the overall circuit to ensure enough current supply available in the output.

The op-amp NE5534 was chosen for the purpose according to its key characteristics such as high unity-gain bandwidth(10MHz), very low harmonic distortion, high common mode rejection ratio (100dB). The capacitance values of C2 and C3 are chosen to allow only higher frequencies ($> 20kHz$) to pass through. These are utilized in a manner to remove high-frequency noises from the wave-form.

Push-Pull Stage: Considering the requirement of high power gain it is decided to engage Darlington pairs for this purpose. These components failed in the long run due to the inability of compensating for high power dissipation. Considering this, the design moved to engage two coupled BJTs to allow the choices for transistors to be used in the high current path. The similar pairs TIP31C and TIP32C were chosen after considering their high power compensation capability(around 40W).

Bias: Due to the requirement for a sudden supply of high current on the keypress, the signal gets

noisy when we drive the speaker without any bias. In earlier stages, a few diodes are used to bias the circuit which failed to get rid of the noise. As the next step, we used Zener diodes that provide the capability to choose higher bias voltage. This results in the low efficiency of the circuit. After considering all the methods it is decided to implement the variable Zener diode which has the flexibility over varying bias voltage in a wider range. This provides control over two extremities, efficiency and quality of the output.

Bootstrapping: The capacitor C5 gets charged to the pre-decided bias voltage. By maintaining the circuit time constant very large ($t = R5 \parallel R6 \star C5 > 0.5S$) the overall bias voltage of the circuit is maintained as a constant value to compensate for the effect of thermal runaway.