


# Nand To Tetris

Kunwar Shaanjeet Singh Grover



# Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
1.1	The Big Picture . . . . .	3
<b>2</b>	<b>Boolean Functions and Gate Logic</b>	<b>5</b>
2.1	Boolean Logic . . . . .	5
2.2	Gate Logic . . . . .	7
2.3	Hardware Description Language . . . . .	8
2.4	Multi-Bit Buses . . . . .	9



# Chapter 1

## Introduction

### 1.1 The Big Picture

In Part-1 we will build hardware of the computer. In Part-2 we will complete the picture and build the software heirarchy of the computer.

#### 1.1.1 The Road Ahead

How do you actually print "Hello World"? Not writing code for it, but how does it actually work? Why don't we have to worry about it? We only care about "what" is to be done.

"How"  $\leftarrow$  Implementation    "What"  $\leftarrow$  Abstraction

But who will worry about the "how"? Someone has to do it. A nice thing about computers is once we have done the "how" we only need to worry about the "what".

#### 1.1.2 Multiple Layers of Abstraction

Once we have built the lower level, we dont need to worry about it and can abstract it.

Every week, we will worry about a single level, take the lower level as given, implement the higher level and test that it works.

By the end of the course, we will have built a complete functioning computer and can run anything including games like Tetris.

### 1.1.3 Two Parts

1. Part-I : Hardware
  - (a) Start with *Nand*
  - (b) Create the *HACK* computer
2. Part-II : Software
  - (a) Start with the *HACK* computer
  - (b) Create a full software hierarchy that ...
  - (c) ... runs applications like *Tetris*

### 1.1.4 From Nand To Hack

Nand  $\xrightarrow{\text{Combinational Logic}}$  Elementary Logic Gates  $\xrightarrow{\text{Comb. and Seq. Logic}}$  CPU, RAM,  
 chipset  $\xrightarrow{\text{Digital Design}}$  Computer Architecture  $\xrightarrow{\text{Assembler}}$  Low Level Code

### 1.1.5 How to build a chip

We will use build our chip on a hardware simulator. We will do this in a HDL (Hardware Description Language).

## Chapter 2

# Boolean Functions and Gate Logic

### 2.1 Boolean Logic

$$x \text{ AND } y \rightarrow x \wedge y$$

$$x \text{ OR } y \rightarrow x \vee y$$

$$\text{NOT}(x) \rightarrow \neg x$$

#### 2.1.1 Boolean Functions

$$f(x, y, z) = (x \wedge y) \vee (\neg x \wedge z)$$

Table 2.1:  $f(x, y, z)$

$x$	$y$	$z$	$f$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Both are identical representations

### 2.1.2 Boolean Identities

Commutative Laws:

$$x \wedge y = y \wedge x$$

$$x \vee y = y \vee x$$

Associative Laws:

$$x \wedge (y \wedge z) = (x \wedge y) \wedge z$$

$$x \vee (y \vee z) = (x \vee y) \vee z$$

Distributive Laws:

$$x \wedge (y \vee z) = (x \wedge y) \vee (x \wedge z)$$

$$x \vee (y \wedge z) = (x \vee y) \wedge (x \vee z)$$

De Morgan Laws:

$$\neg(x \wedge y) = \neg(x) \vee \neg(y)$$

$$\neg(x \vee y) = \neg(x) \wedge \neg(y)$$

### 2.1.3 Boolean Functions Synthesis

Given a Truth Table, how do we construct a boolean function for it?

Lets take an example,

Table 2.2: Truth Table for a Boolean Function

$x$	$y$	$z$	$f$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

This table can be represented by taking OR of the "true" statements. We can represent the "true" statements by a boolean expression. For example,  $x = 0, y = 0, z = 1, f = 1$  can be represented by  $\neg x \wedge \neg y \wedge z$ . This expression is only true when  $x = 0, y = 0, z = 1$  and false on all other cases. So, we can

represent every boolean function by AND of such terms.

The truth table 2.2 can be represented by the expression:

$$(\neg x \wedge \neg y \wedge z) \vee (x \wedge y \wedge \neg z)$$

But what is the minimum size expression we can build from a truth table? This is a NP-Complete problem and cannot be solved in polynomial time if  $P \neq NP$ .

### 2.1.4 Why NAND?

We can represent every boolean expression only using NAND. This can be trivially proved.

## 2.2 Gate Logic

A technique for implementing Boolean functions using logic gates.

Logic Gates:

1. Elementary (Nand, And, Or, Not)
2. Composite (Mux, Adder)

### 2.2.1 Elementary logic gates: Nand

Gate Diagram:




Figure 2.1: A Nand Gate

Function Specification:

if (a == 1 and b == 1): then out=0 else out=1



### 2.2.2 Elementary logic Gates: And, Or, Not




Figure 2.2: A And Gate




Figure 2.3: A Or Gate




Figure 2.4: A Not Gate

### 2.2.3 Composite Gates

A 3-Input And Gate is an example of a composite gate. It can be build using two 2-Input And Gates.

Functional Specification:

if (a==1 and b==1 and c==1): then out=1 else out=0

## 2.3 Hardware Description Language

Here is a possible implementation of a XOR gate in HDL.

```
// Xor gate: out = (a And Not(b)) Or (Not(a) And b)
```

```
CHIP Xor {
  IN a, b;
  OUT out;

  PARTS:
    Not (in=a, out=nota);
    Not (int=b, out=notb);
```

```

And (a=a, b=notb, out=aAndNotb);
And (a=nota, b=b, out=notaAndb);
Or (a=aAndNotb, b=notaAndb, out=out);
}

```

### 2.3.1 Some comments on HDL

- HDL is a functional / declarative language
- The order of HDL statements is insignificant
- Before using a chip part, you must know its interface. For example:

```
Not(in= ,out= ), And(a=, b= ,out= )
```

- Connections like

```
partName(a=a,...) partName(..., out=out)
```

are common

Common HDLs:

- VHDL
- Verilog
- Many more HDLs

Out HDL:

- Similar in spirit to other HDLs
- Minimal and simple
- Provides all you need for this course

## 2.4 Multi-Bit Buses

Sometimes we manipulate "together" an array of bits. It is conceptually convenient to think about such a group of bits as a single entity, sometimes termed "bus". HDLs will usually provide some convenient notion for handling these buses.

### 2.4.1 Examples on buses in HDL

Here is an example of how buses work in HDL:

```
/*
 * Adds three 16-bit values
 */

CHIP Add3Way16 {
    IN first[16], second[16], third[16];
    OUT out[16];

    PARTS:

        Add16(a=first, b=second, out=temp);
        Add16(a=temp, b=third, out=out);
}
```

Another example:

```
/*
 * ANDs together all 4 bits of the input
 */

CHIP And4Way {
    IN a[4];
    OUT out;

    PARTS:
        AND(a=a[0], b=a[1], out=t01);
        AND(a=t01, b=a[2], out=t012);
        AND(a=t012, b=a[3], out=out);
}
```

An example with output as a bus:

```
/*
 * Computes a bit-wise and of its two 4-bit
 * input buses
 */

CHIP And4 {
    IN a[4], b[4];
    OUT out[4];

    PARTS:
        AND(a=a[0], b=b[0], out=out[0]);
        AND(a=a[1], b=b[1], out=out[1]);
        AND(a=a[2], b=b[2], out=out[2]);
}
```

```

    AND(a=a[3], b=b[3], out=out[3]);
}

```

### 2.4.2 Sub-buses

Buses can be composed from (and broken into) sub-buses:

```

...
IN lsb[8], msb[8], ...
...
Add16(a[0..7]=lsb, a[8..15]=msb, b=..., out=...);
Add16(..., out[0..3]=t1m out[4..15]=t2);

```

Some syntactic choices of our HDL:

- Overlaps of sub-buses are allowed on output buses of parts
- Width of internal pins is deduced automatically
- "false" and "true" may be used as buses of any width