


Digital Design

Chapter 9: Hardware Description Languages

Slides to accompany the textbook *Digital Design*, First Edition, by Frank Vahid, John Wiley and Sons Publishers, 2007. http://www.ddvahid.com


Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as <u>unanimated</u> pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may <u>new</u> be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalies. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see https://www.ddv.huld.com for information.



Textual Language - English

- · Can describe circuit using English text rather than using a drawing
 - Of course, English isn't a good language for a computer to read
 - Need a more precise, computer-oriented language



(b) We'll now describe a circuit whose name is Door Opener. The external inputs are c, h and p, which are bits. The external output isf, which is a bit.

> We assume you know the behavior of these components: An inverter, which has a bit input x, and bit output F. A 2-input ORgate, which has inputs x and y, and bit output F. A 2-input AND gate, which has bit inputs x and y, and bit output F.

The circuit has internal wires n1 and n2, both bits.

The DoorOpener circuit internally consists of:

An inverter named Inv_1, whose input x connects to external input c, and whose output connects to n1.

A 2-input ORgate named OR2_1, whose inputs connect to external inputs h and p, and whose output connects to n2.

A 2-input AND gate named AND2_1, whose inputs connect to n1 and n2, and whose output connects to external output f.

That's all.



3

Computer-Readable Textual Language for Describing Hardware Circuits: HDLs


- Hardware description language (HDL)
 - Intended to describe circuits textually, for a computer to read
 - Evolved starting in the 1970s and 1980s
- Popular languages today include:
 - VHDL -Defined in 1980s by U.S. military; Ada-like language
 - Verilog -Defined in 1980s by a company; C-like language
 - SystemC –Defined in 2000s by several companies; consists of libraries in C++



Combinational Logic Description using Hardware 9.2 Description Languages

Structure

- Another word for "circuit"
- An interconnection of components
- Key use of HDLs is to describe structure




Note: The term "instantiate" will be used to indicate adding a new copy of a component to a circuit

The OR component




Three instances of the OR component



Digital Design Copyright © 2006 Frank Vahid





- Entity Defines new item's name & ports (inputs/outputs)
 - std_logic means bit type, defined in ieee library
- Architecture –
 Describes internals,
 which we named "Circuit"
 - Declares 3 previouslydefined components
 - Declares internal signals
 - Note "--" comment
 - Instantiates and connects those components



6

Digital Design Copyright © 2006 Frank Vahid





Combinational Behavior

• Combinational behavior

- Description of desired behavior of combinational circuit without creating circuit itself
- e.g., F = c' * (h + p) can be described as equation rather than circuit
- HDLs support description of combinational behavior



9

Describing Combinational Behavior in VHDL

- Describing an OR gate's behavior
 - Entity defines input/output ports
 - Architecture
 - Process Describes behavior
 - Process "sensitive" to x and y
 - » Means behavior only executes when x changes or y changes
 - Behavior assigns a new value to output port F, computed using built-in operator "or"

```
library ieee;
use ieee.std_logic_1164.all;
entity OR2 is
   port (x, y: in std_logic;
        F: out std_logic
);
end OR2;
architecture behavior of OR2 is
begin
   process (x, y)
begin
   F <= x or y;
end process;
end behavior;</pre>
```



Describing Combinational Behavior in VHDL

- Describing a custom function's behavior
 - Desired function: f = c'*(h+p)
 - Entity defines input/output ports (not shown)
 - Architecture
 - Process
 - Sensitive to c, h, and p
 - Assigns a new value to output port f, computed using built-in operators "not", "and", and "or"

```
architecture beh of DoorOpener is
begin
  process(c, h, p)
  begin
    f <= not(c) and (h or p);
  end process;
end beh;</pre>
```



11

Describing Combinational Behavior in Verilog

- Describing an OR gate's behavior
 - Module declares input/output ports
 - · Also indicates that F is "reg"
 - Means F stores value
 - By default, ports are wires, having no storage
 - "always" procedure executes statement block when change occurs on x or on y
 - "Sensitive" to x and y
 - Assigns value to F, computed using built-in OR operator "|"

```
module OR2 (x,y,F);
input x, y;
output F;
reg F;

always @(x or y)
begin
   F <= x | y;
end
endmodule</pre>
```

Digital Design Copyright © 2006 Frank Vahid

Describing Combinational Behavior in Verilog

- Describing a custom function's behavior
 - Desired function: f = c'*(h+p)
 - Module defines input/output ports
 - Output f defined as "reg"
 - "always" procedure sensitive to inputs
 - Assigns value to f, computed using built-in operators for NOT (~), AND (&), and OR (|)

```
module DoorOpener(c,h,p,f);
  input c, h, p;
  output f;
  reg f;

  always @(c or h or p)
  begin
    f <= (~c) & (h | p);
  end
endmodule</pre>
```



13

Describing Combinational Behavior in SystemC

- Describing an OR gate's behavior
 - Module declares input/output ports
 - Constructor (CTOR)
 - Indicates module described by a method (procedure) "comblogic"
 - · Sensitive to x and y
 - Method "comblogic" assigns F a new value using built-in OR operator "|"
 - Reading input port done using .read() function defined for input port type; likewise, writing done using .write() function

```
#include "systemc.h"

SC_MODULE(OR2)
{
    sc_in<sc_logic>x, y;
    sc_out<sc_logic>F;

SC_CTOR(OR2)
    {
        SC_METHOD(comblogic);
        sensitive << x << y;
    }

    void comblogic()
    {
        F.write(x.read() | y.read());
    }
};</pre>
```

Digital Design Copyright © 2006 Frank Vahid

Describing Combinational Behavior in SystemC


- Describing a custom function's behavior
 - Desired function: f = c'*(h+p)
 - Module defines input/output ports
 - Constructor
 - Indicates module described by a method (procedure) "comblogic"
 - · Sensitive to c, h, and p
 - "comblogic" method
 - Assigns value to f, computed using built-in operators for NOT (~), AND (&), and OR (|)




15


Testbenches


- Testbench
 - Assigns values to a system's inputs, check that system outputs correct values
 - A key use of HDLs is to simulate system to ensure design is correct











Sequential Logic Description using Hardware Description Languages

- · Will consider description of three sequential components
 - Registers
 - Oscillators
 - Controllers



20

9.3

Describing a 4-bit Register in VHDL

- Entity
 - 4 data inputs, 4 data outputs, and a clock input
 - Use std_logic_vector for 4-bit data
 - I: in std_logic_vector(3 downto 0)
 - I <= "1000" would assign I(3)=1, I(2)=0, I(1)=0, I(0)=0
- Architecture
 - Process sensitive to clock input
 - First statement detects if change on clock was a rising edge
 - If clock change was rising edge, sets output Q to input I
 - Ports are signals, and signals store values – thus, output retains new value until set to another value

```
Digital Design
Copyright © 2006
Frank Vahid
```

21

Describing a 4-bit Register in Verilog

- Module
 - 4 data inputs, 4 data outputs, and a clock input
 - Define data inputs/outputs as vectors
 - input [3:0] I
 - I<=4'b1000 assigns I[3]=1, I[2]=0, I[1]=0, I[0]=0
 - Output defined as register to store value
 - "always" procedure sensitive to positive (rising) edge of clock
 - · Sets output Q to input I

```
Digital Design
Copyright © 2006
Frank Vahid
```

```
module Reg4(I, Q, clk);
input [3:0] I;
input clk;
output [3:0] Q;
reg [3:0] Q;

always @(posedge clk)
begin
   Q <= I;
end
endmodule</pre>
```

Describing a 4-bit Register in SystemC

- Module
 - 4 data inputs, 4 data outputs, and a clock input
 - Define data inputs/outputs as vectors
 - sc_in<sc_lv<4> > I;
 - I<="1000" assigns I[3]=1, I[2]=0, I[1]=0, I[0]=0
 - Constructor calls seq_logic method, sensitive to positive (rising) edge of clock
 - seq_logic writes output Q with input I
 - Output port is signal, and signal has storage, thus output retains value

```
Digital Design
Copyright © 2006
Frank Vahid
```

```
#include "systemc.h"

SC_MODULE(Reg4)
{
    sc_in<sc_lv<4>> I;
    sc_out<sc_lv<4>> Q;
    sc_in<sc_logic> clk;

SC_CTOR(Reg4)
    {
        SC_METHOD(seq_logic);
        sensitive_pos << clk;
    }

    void seq_logic()
    {
        Q.write(I.read());
    }
};</pre>
```

23

Describing an Oscillator in VHDL

- Entity
 - Defines clock output
- Architecture
 - Process
 - Has no sensitivity list, so executes non-stop as infinite loop
 - Sets clock to 0, waits 10 ns, sets clock to 1, waits 10 ns, repeats

```
library ieee;
use ieee.std_logic_1164.all;
entity Osc is
   port ( clk: out std_logic );
end Osc;

architecture behavior of Osc is
begin
   process
   begin
        clk <= '0';
        wait for 10 ns;
        clk <= '1';
        wait for 10 ns;
end process;
end behavior;</pre>
```



Describing an Oscillator in Verilog

- Module
 - Has one output, clk
 - Declare as "reg" to hold value
 - "always" procedure
 - Has no sensitivity list, so executes non-stop as infinite loop
 - Sets clock to 0, waits for 10 ns, sets clock to 1, waits for 10 ns, repeats

```
module Osc(clk);
  output clk;
  reg clk;

always
  begin
    clk <= 0;
  #10;
    clk <= 1;
  #10;
  end
endmodule</pre>
```



25

Describing an Oscillator in SystemC

- Module
 - Has one output, clk
 - Constructor creates single thread
 - Thread consists of infinite loop


 while (true) {
 - Sets clock to 0, waits 10 ns, sets clock to 1, waits 10 ns, repeats


```
#include "systemc.h"

Sc_MODULE(Osc)
{
    sc_out<sc_logic> clk;
    sc_CTOR(Osc)
    {
        SC_THREAD(seq_logic);
    }


    void seq_logic()
    {
        while(true) {
            clk.write(SC_LOGIC_0);
            wait(10, SC_NS);
            clk.write(SC_LOGIC_1);
        wait(10, SC_NS);
    }
};
```


Digital Design Copyright © 2006 Frank Vahid






Describing a Controller in **SystemC**





- FSM behavior captured using 2 methods
 - First method models state register
 - · Asynchronous reset sets state to "S_Off"
 - Rising clock edge sets currentstate to nextstate
 - Second process models combinational logic
 - · Sensitive to currentstate and FSM inputs
 - · Sets FSM outputs based on currentstate
 - Sets nextstate based on currentstate and present FSM input values
 - Note use of new type, statetype





Datapath Component Description using Hardware Description Languages


Will consider description of three datapath components


- Full-adders
- Carry-ripple adders
- Up-counter





30

9.4










Describing a Carry-Ripple Adder in Verilog


- Module
 - Declares inputs/outputs
 - Uses vectors for 4-bit inputs/outputs
 - Described structurally by composing four fulladders (could have been described behaviorally instead)
 - Instantiates four fulladders, connects
 - Note use of three internal wires for connecting carry-out of one stage to carry-in of next stage


```
Digital Design
Copyright © 2006
Frank Vahid
```

```
co2
                                   co1
module CarryRippleAdder4(a, b, ci, s, co);
  input [3:0] a;
  input [3:0] b;
  input ci;
  output [3:0] s;
  output co;
  wire co1, co2, co3;
  FullAdder FullAdder1(a[0], b[0], ci,
  FullAdder FullAdder2(a[1], b[1], co1,
 s[1], co2);
FullAdder FullAdder3(a[2], b[2], co2,
 s[2], co3);
FullAdder FullAdder4(a[3], b[3], co3,
                         s[3], co);
endmodule
                                            35
```

Describing a Carry-Ripple Adder in SystemC #include "systemc.h" #include "fulladder.h" Module - Declares SC_MODULE (CarryRippleAdder4) FΑ inputs/outputs Uses vectors for 4-bit inputs/outputs sc_signal<sc_logic> co1, co2, co3; Described structurally FullAdder FullAdder_1; FullAdder FullAdder_2; FullAdder FullAdder_3; FullAdder FullAdder_4; by composing four full-adders (could have been described SC_CTOR(CarryRipple4):
FullAdder_1("FullAdder_1")
FullAdder_2("FullAdder_2")
FullAdder_3("FullAdder_3")
FullAdder_4("FullAdder_4") behaviorally instead) Instantiates four fulladders, connects FullAdder_1.a(a[0]); FullAdder_1.b(b[0]);
FullAdder_1.ci(ci); FullAdder_1.s(s[0]);
FullAdder_1.co(col); · Note use of three internal wires for connecting carry-FullAdder_2.a(a[1]); FullAdder_2.b(b[1]);
FullAdder_2.ci(co1); FullAdder_2.s(s[1]);
FullAdder_2.co(co2); out of one stage to carry-in of next FullAdder_3.a(a[2]); FullAdder_3.b(b[2]);
FullAdder_3.ci(co2); FullAdder_3.s(s[2]);
FullAdder_3.co(co3); stage FullAdder_4.a(a[3]); FullAdder_4.b(b[3]); FullAdder_4.s(s[3]); FullAdder_4.s(s[3]); FullAdder_4.co(co); Digital Design Copyright © 2006 36 Frank Vahid









RTL Design using Hardware Description Languages

9.5


- · Will consider two forms of RTL descriptions
 - High-level state machine
 - Controller and datapath


Digital Design Copyright © 2006 Frank Vahid








High-Level State Machine of the Laser-Based Distance Measurer in SystemC Module similar enum statetype { S0, S1, S2, S3, S4 }; SC_MODULE(LaserDistMeasurer) to FSM, but (continued from Figure 9.38) L.write(SC_LOGIC_1); // laser on state = S3; break; sc_in<sc_logic> clk, rst; sc_in<sc_logic> B, S; sc_out<sc_logic> L; sc_out<sc_lv<16> > D; single method break; case S3 L.write(SC_LOGIC_0); // laser off Dctr = Dctr.read() + 1; if (S.read() == SC_LOGIC_1) state = S4; else state = S3; break; case S4: D.write(Dctr.read()>>1); // Calculate D state = S1; break; Asynch reset sc_signal<statetype> state; sc_signal<sc_uint<16> > Dctr; forces to state SC_CTOR(LaserDistMeasurer) SC_METHOD(statemachine); sensitive_pos << rst << clk; } For each rising clock void statemachine() if(rst.read() == SC_LOGIC_1) { L.write(SC_LOGIC_0); D.write(0); Dctr = 0; state = S0; // initial state - Perform state's computation else { switch (state) { case S0: Prepare to go to next state based on state and inputs (continued in Figure 9.39) B' Digital Design Copyright © 2006 S0 S1 €S2 S3 S4 Frank Vahid Dctr = 0D = Dctr / 2 (calculate D) $\mathbf{L} = 0$ Dctr = Dctr + 1























Chapter Summary

- Hardware Description Languages (HDLs) are widely used in modern digital design
 - Textual rather than graphical language sufficient for many purposes
 - HDLs are computer-readable
 - Great for simulation
- VHDL, Verilog, and SystemC are popular
- Introduced languages mainly through examples
- Numerous HDL books exist to teach each language in more detail

