

Civic chips

Chaya2766

October 2, 2025

Abstract

Math behind the civic chips present in the Stareater Expanse setting.

Contents

1	picked circuit types from Beyond CMOS	2
2	Civic-2 : InAs TFET	3
3	Civic-3 : gnrTFET	3
4	Civic-4 : BiSFET	4

1 picked circuit types from Beyond CMOS

The main source of all data for the chips is the [Beyond Cmos](#) paper. In particular 3 types of circuits mentioned there are used, with properties according to figure 1 (page 4) of the document:

1. Indium Arsenide tunneling field effect transistor(InAs TFET / HomJTFET): $\approx 1\text{e-}16\text{J}$ to $2\text{e-}16\text{J}$ per bit flip, $\approx 3\text{e-}11\text{s}$ delay (33.333GHz)
2. Graphene Nanoribbon tunneling field effect transistor(gnrTFET): $\approx 1\text{e-}18\text{J}$ to $2\text{e-}18\text{J}$ per bit flip, $\approx 6\text{e-}12\text{s}$ delay (166.667GHz)
3. Bilayer Pseudospin field effect transistor (BiSFET): $\approx 2\text{e-}20\text{J}$ to $3\text{e-}20\text{J}$ per bit flip, $\approx 2\text{e-}12\text{s}$ to $3\text{e-}12\text{s}$ delay (500GHz to 333.333GHz)

In figure 6 (page 11) the InAs TFET is illustrated as having a diameter of 7nm and length not clearly marked but deducable as 60nm. The volume of emitter and collector appears to be labeled as $2.6\text{e}17\text{cm}^{-3}$ each (corresponding to 3846nm^3). If the gate is assumed to also have that volume the total volume of the transistor would be about $11\,538.5\text{nm}^3$. If the transistor is instead simply 7nm in diameter and 60nm in length it would have a volume of about 2309nm^3 . The more conservative value of 11538.5nm^3 will be used.

A table on page 44 later lists HomJTFET NAND2 area as $576\,F^2$. I interpret this as equivalent to a square with edge length of $24F$, and for volume purposes I'll convert that to a cube ($(24F)^3 = 13824F^3$). This provides a rough approximation that $1F \approx 0.942\text{nm}$. (I interpret HomJTFET here be the InAs TFET illustrated earlier)

$$\sqrt[3]{\frac{11538.5\text{nm}^3}{13824F^3}} = \sqrt[3]{\frac{0.8346715856\text{nm}^3}{1F^3}} = 0.9415394969\text{nm}$$

gnrTFET is listed as having area of also $576F^2$ so I'll assume the same volume of 11538.5nm^3 per NAND.

BisFET is listed with an area of $702F^2$, so I extrapolate a volume of $17\,512\text{nm}$ per NAND.

$$\sqrt[3]{702F^2} = (26.4952826F)^3 = 18599.68838F \approx 17512\text{nm}$$

Final picks for the data I'll be using:

type	energy per flip	delay / switch rate	NAND volume
InAS TFET	$2\text{e-}16\text{J/bit}$	$3.2\text{e-}11\text{s} / 31.25\text{GHz}$	$11\,538.5\,\text{nm}^3$
gnrTFET	$1.25\text{e-}18\text{J/bit}$	$6.4\text{e-}12\text{s} / 156.25\text{GHz}$	$11\,538.5\,\text{nm}^3$
InAS TFET	$3.2\text{e-}20\text{J/bit}$	$2.5\text{e-}12\text{s} / 400\text{GHz}$	$17\,512\,\text{nm}^3$

2 Civic-2 : InAs TFET

The chip is 10mm by 10mm by 1mm in size = 100mm³ in volume.

$$\frac{100mm^3}{11538.5nm^3} = 8.666637778e15$$

I should assume that most of the chip is "supporting structure" ie. power lines at stuff so the actual amount of gates in the chip would be about an order of magnitude smaller, I'll go down from 8.666e15 bits to the nearest whole, 1e15bits.

The switch rate I settled on was 31.25GHz so the theoretical max. bit flip rate across all the 1e15 gates is 3.125e25bits/s, but that would consume 6.25GW of power, which is totally unreasonable.

Putting a 10W maximum power limit on the chip feels reasonable and would result in a bit flip rate of 5e16bits/s.

$$\frac{10W}{2e-16J/bit} = 5e16bits/s$$

resulting chip parameters:

- efficiency: 2e-16J/bit
- memory: 1e15bits
- flip rate: 5e16bits/s

3 Civic-3 : gnrTFET

The volume considerations are the same as for civic-2 so the memory is also the same: 1e15bits

It feels like this chip could be made almost entirely of carbon and be much more temperature-resistant as a result, but I'll still use the 10W power limit.

$$\frac{10W}{1.25e-18J/bit} = 8e18bits/s$$

resulting chip parameters:

- efficiency: 1.25e-18J/bit
- memory: 1e15bits
- flip rate: 8e18bits/s

4 Civic-4 : BiSFET

The volume of a BiSFET nand gate is $17\,512\text{nm}^3$ so a 100mm^3 chip could fit X gates:

$$\frac{100\text{mm}^3}{17512\text{nm}^3} = 5.71\text{e}15\text{bits}$$

Again, one order of magnitude shaved off due to support structure, going down to $6\text{e}14\text{bits}$.

Again, a power limit of 10 watts is used.

$$\frac{10\text{W}}{3.2\text{e} - 20\text{J/bit}} = 3.125\text{e}20\text{bits/s}$$

resulting chip parameters:

- efficiency: $3.2\text{e}-20\text{J/bit}$
- memory: $6\text{e}14\text{bits}$
- flip rate: $3.125\text{e}20\text{bits/s}$