
Tutorial 6

Slides by Prateek Alat

Steps for Instruction Execution



- Fetch
 - a. Read the bytes of an instruction from memory.
 - b. May fetch a register specifier byte, giving **rA** and **rB**.
 - Address of the next instruction valP is calculated as [PC + length of fetched instruction].
- Decode Read upto 2 operands (denoted as valA and valB) from the register file or a constant word valC depending on the instruction interpreted.
- 3. **Execute** ALU performs the operation specified (depending on value of **ifun**). The operation's resulting value is denoted as **valE**.
- 4. **Memory** Data may be read-from or written-to memory. We refer to the value read as **valM**.
- 5. **Write Back** The 2 results (**valE**, **valM**) are written back to the register file.
- 6. **PC Update** The **PC** is set to the address of the next instruction (i.e. **valP**).

Example Implementations


Stage	OP1 rA, rB	rrmovl rA, rB	irmovl V, rB
Fetch	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$
	$rA : rB \leftarrow M_1[PC + 1]$	$rA \colon rB \leftarrow M_1[PC + 1]$	$rA : rB \leftarrow M_1[PC + 1]$
			$valC \leftarrow M_4[PC + 2]$
	$valP \leftarrow PC + 2$	$valP \leftarrow PC + 2$	$valP \leftarrow PC + 6$
Decode	$valA \leftarrow R[rA]$	$valA \leftarrow R[rA]$	
	$valB \leftarrow R[rB]$		
Execute	valE ← valB OP valA	$valE \leftarrow 0 + valA$	$valE \leftarrow 0 + valC$
	Set CC		
Memory			
Write back	$R[rB] \leftarrow valE$	$R[rB] \leftarrow valE$	$R[rB] \leftarrow valE$
		LUCKING LLLY	
PC update	$PC \leftarrow valP$	PC ← valP	$PC \leftarrow valP$

while rA: rB indicates the two components of the register specifier byte. The notation $M_1[x]$ indicates accessing (either reading or writing) 1 byte at memory location x, while $M_4[x]$ indicates accessing 4 bytes.

Sequential implementations of rrmovl and irmovl

pushl rA	popl rA	pushl and popl additionally involve valM .	
icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC + 1]$	icode:ifun \leftarrow M ₁ [PC] rA:rB \leftarrow M ₁ [PC + 1]	Note that "the processor never needs to read back the state updated by an instruction in order to complete the processing of this instruction." (pg. 380)	
$valP \leftarrow PC + 2$	$valP \leftarrow PC + 2$		
$valA \leftarrow R[rA]$ $valB \leftarrow R[\%esp]$	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$	The above property ensures that each instruction requires only 1 clock cycle to execute, since there is no dependency on	
$valE \leftarrow valB + (-4)$	$valE \leftarrow valB + 4$	the previous state.	
$M_4[valE] \leftarrow valA$	$valM \leftarrow M_4[valA]$	If there was a dependency on a previous value, then we'd have to wait for another clock cycle since the registers update only	
$R[\%\texttt{esp}] \leftarrow \texttt{valE}$	$R[\%esp] \leftarrow valE$ $R[rA] \leftarrow valM$	once per clock cycle.	
PC ← valP	$PC \leftarrow valP$	For implementations of most other instructions, go to page 366 of the	
	icode:ifun \leftarrow M ₁ [PC] rA:rB \leftarrow M ₁ [PC + 1] valP \leftarrow PC + 2 valA \leftarrow R[rA] valB \leftarrow R[%esp] valE \leftarrow valB + (-4) M ₄ [valE] \leftarrow valA R[%esp] \leftarrow valE	$\begin{array}{ll} icode: ifun \leftarrow M_{1}[PC] & icode: ifun \leftarrow M_{1}[PC] \\ rA: rB \leftarrow M_{1}[PC+1] & rA: rB \leftarrow M_{1}[PC+1] \\ \end{array}$ $\begin{array}{ll} valP \leftarrow PC + 2 & valP \leftarrow PC + 2 \\ valA \leftarrow R[rA] & valA \leftarrow R[\%esp] \\ valB \leftarrow R[\%esp] & valB \leftarrow R[\%esp] \\ valE \leftarrow valB + (-4) & valE \leftarrow valB + 4 \\ \end{array}$ $\begin{array}{ll} M_{4}[valE] \leftarrow valA & valM \leftarrow M_{4}[valA] \\ R[\%esp] \leftarrow valE & R[\%esp] \leftarrow valE \\ R[rA] \leftarrow valM \end{array}$	

SEQ Timing



At the rising edge of a clock cycle, the memory and registers are updated with the values computed by the previous instruction.

During a clock cycle, the combinational logic executes the **logical part** of the current instruction (memory is untouched).

By the end of a clock cycle, the combinational logic must have already finished executing.

The following analysis begins at the end of the 2nd instruction. Registers and combinational logic have been color-coded to identify the instruction which they are currently associated with.

- 1. Registers store instruction 2's values.
- 2. The **combinational logic** has finished executing instruction 3. The **registers** haven't been modified yet.
- The registers haven't been modified yet.
 The registers have been modified to store instruction 3's values.
- 4. The **combinational logic** finished executing instruction 4. **Registers** still store values of instruction 3.