CECS 530 - Lab 8

"Making LEGv8 Pipeline"

Due date: December 10, 2020

Student Name: Julie Kim

I certify that this submission is my original work

Julie Kim—December 10, 2020

Your signature or electronic signature

Lab Report: Lab Assignment 8- "Pipeline"

1. Goal:

To build a pipeline process. By using all the units built from previous labs including Instruction Memory, Register file, Alu and Data Memory. All the signals from Instruction memory are sent stage by stage to the Data Memory and back to Registers File. By inserting Pipeline Register between each units, we would like to improve the execution time from 16 clock cycles to less when executing 16 instructions. When the pipeline is filled up after 4 clock cycles, there will be instruction output every clock cycle.

2. Steps:

- Separate and connect each unit with signals. One Instruction unit, connected to one Registers File, connected to one Alu, connected to one Memory. All the 5 units are connected via internal signals and are in one Top module.
- o Build 4 muxes, for PC, Register file, ALU, and last one for the memory instruction
- Build 4 pipeline register to hold the signals passing from Instruction memory all the way to Data Memory and back to Register file.
- The first pipeline register called IF/ID holds signals as 64-bit PC, 32-bit. Total of 96bit
- The second pipeline register named ID/EX hold signals as 9-bit decoder output, 64-bit PC, 64-bit read data 1 or 2, 64-bit Signed extended output, 11-bit opcode, and 5-bit instruction for ALU result and load from memory to register. Total of 281 bits
- The third pipeline register named EX/MEM hold signals as 1-bit RegWrite, 1-bit MemtoReg, 1-bit Branch, 1-bit MemRead, 1-bit MemWrite, 64-bit of branch adder, 1-bit Zero, 64-bit of ALU result, 64-bit of memory data and 5-bit of write back address. Total of 203 bits.

 The fourth pipeline register named MEM/WB holds signals as 1-bit RegWrit, 1-bit MemtoReg, 64-bit Read data, and 64-bit of ALU result and 5-bit write back address

3. Results:


- The Load instruction fetch data from memory 64'b 0 at byte 0 through 64'b ccc...
 of byte 96. Write the result in register address R1 through R12 with the result of 64'b111... through 64'bccc.
- Look at register file, R1 is 64'h11.., R2 is 64'h222..., R3 is 64'h333,...... R12 is 64'hccc....
- Content in R1, R3, R5, R4, R7, R8, R10, and R11 are used for the last 4 arithmetic operations and store back in R2, R6, R9, and R12 with a different results
- The program executes 16 instructions, 12 load and 5 arithmetic instruction in total of 20 clock cycles.
- o The PC increment by PC+4 until it fetches all the 16 instructions
- After 4 clock cycle the pipeline is filled up, and at the edge of 5th clock, the first output is ready
- After 4 clock cycles, one instruction is finished every clock cycle.
- \circ The speed up is 16/(20*(1/5)) = 4

4. Conclusion:

From this lab I learn how to construct pipeline register and connect the signals needed from each stage to the next. The challenge encounter is the confusion and missing signals resulted in no result in the ALU operation or read data from memory. The connection of result needed to be concrete to get the right simulation result. Debugging process is a challenge because there is no clue from the IDE. Visually and manually tracing each signal is a lot of work. By trying to study the signal connection very carefully before writing the code helped me to get this lab done on time.

Simulation Results

0 ms	4	7 8 6 7 00 00 00 66 77 55 66	10 1 5 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1	1 X 12 X 3 X 6 X 3	4 X 4 X 5 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2	60 X 6 8 X 1 8 X 1 7 X 1 6 X 2 2 X 6	1 X 1 X			X 88 X 92		0
	4	7 8 6 7 00 00 00 66 77 55 66	2 10 X 1	1	4 X 4 X 5 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2	9 (1 9 (1 7 (1 6 (3 2 (6	1 X 1 X 0 X 2 X 12 X 3 X 9 X 12		(90) 84	X 98 X 92		0
	4	7 8 6 7 00 00 00 66 77 55 66	2 10 X 1	1	4 X 4 X 5 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2	9 (1 9 (1 7 (1 6 (3 2 (6	1 X 1 X 0 X 2 X 12 X 3 X 9 X 12		(80) 84	X 88 X 92		0
	4	7 8 6 7 00 00 00 66 77 55 66	2 10 X 1	1	4 X 4 X 5 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2	9 (1 9 (1 7 (1 6 (3 2 (6	1 X 1 X 0 X 2 X 12 X 3 X 9 X 12		(80 X 84	X 88 X 92		0
	4	7 8 6 7 00 00 00 66 77 55 66	2 10 X 1	1	4 X 4 X 5 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2	9 (1 9 (1 7 (1 6 (3 2 (6	1 X 1 X 0 X 2 X 12 X 3 X 9 X 12		80 X 84	X 98 X 92		0
80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 90000000000 terrerer 90000000000 terrerer 90000000000 terrererer 900000000000 terrererer	2 3 91 3 4 5 6 2 3 5 5 00. 00. 00. 00. 00. 22. 33. 44. 55. 11. 22. 33. 44.	7 8 7 8 7 00. 00. 77. 75. 66.	9 1 8 5 00. 00. 00 88. 95	0 11 12 0 10 11 1 00 00 0 20 00 1 20 00	4 5 2 12 00_ (0 1 7 1 6 2 2 6	1 X 0 X 12 X 9 X 12					0 0
80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 90000000000 terrerer 90000000000 terrerer 90000000000 terrererer 900000000000 terrererer	2 3 91 3 4 5 6 2 3 5 5 00. 00. 00. 00. 00. 22. 33. 44. 55. 11. 22. 33. 44.	7 8 7 8 7 00. 00. 77. 75. 66.	9 1 8 5 00. 00. 00 88. 95	0 11 12 0 10 11 1 00 00 0 20 00 1 20 00	4 5 2 12 00_ (0 1 7 1 6 2 2 6	1 X 0 X 12 X 9 X 12					0 0
80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 90000000000 terrerer 90000000000 terrerer 90000000000 terrererer 900000000000 terrererer	2 3 91 3 4 5 6 2 3 5 5 00. 00. 00. 00. 00. 22. 33. 44. 55. 11. 22. 33. 44.	7 8 7 8 7 00. 00. 77. 75. 66.	9 1 8 5 00. 00. 00 88. 95	0 11 12 0 10 11 1 00 00 0 20 00 1 20 00	4 5 2 12 00_ (0 1 7 1 6 2 2 6	1 X 0 X 12 X 9 X 12					0 0
80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 90000000000 terrerer 90000000000 terrerer 90000000000 terrererer 900000000000 terrererer	2 3 91 3 4 5 6 2 3 5 5 00. 00. 00. 00. 00. 22. 33. 44. 55. 11. 22. 33. 44.	7 8 7 8 7 00. 00. 77. 75. 66.	9 1 8 5 00. 00. 00 88. 95	0 11 12 0 10 11 1 00 00 0 20 00 1 20 00	4 5 2 12 00_ (0 1 7 1 6 2 2 6	1 X 0 X 12 X 9 X 12					0 0
80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 80 0 1 2 90000000000 terrerer 90000000000 terrerer 90000000000 terrererer 900000000000 terrererer	2 3 91 3 4 5 6 2 3 5 5 00. 00. 00. 00. 00. 22. 33. 44. 55. 11. 22. 33. 44.	7 8 7 8 7 00. 00. 77. 75. 66.	9 1 8 5 00. 00. 00 88. 95	0 11 12 0 10 11 1 00 00 0 20 00 1 20 00	4 5 2 12 00_ (0 1 7 1 6 2 2 6	1 X 0 X 12 X 9 X 12					0 0
(X) 0	3 4 5 6 2 3 4 5 5 00. 00. 00. 00. 00. 22. 33. 44. 55. 11. 22. 33. 44.	6 7 (00. 00. (66. 77. (55. 66.	9 1 8 5 00. 00 88. 99	0 11 12 10 10 11 10 10 11 10 00 00	5 2 12 00_	7 1 6 2 2 6	0 X 12 X 9 X 12					0 0
X 0 1 2 X 0 1 0000000000000000000000000000000000	3 4 5 6 2 3 4 5 00. 00. 00. 00. 22. 33. 4 55. 11. 22. 33. 44.	6 7 (00. 00. (66. 77. (55. 66.	8 : 00. 00 88. 9: 77. 8:	0 11 12 1 10 11 1 00 00 2 aa bb	2 12 00_	6 (9	12 (9 (12					0
X 0 1 - (0000000000) fffffff. >00000000000000 (11. - (0000.)>00000000000000000000000000000000	2 3 5 5 00. 00. 00. 00. 00. 22. 33. 44. 55. 11. 22. 33. 44.	6 7 (00. 00. (66. 77. (55. 66.	8 : 00. 00 88. 9: 77. 8:	10 \ 10 0. \ 00. \ 00 1. \ aa. \ bb.	12 (2 (6	9 (12					0
	00. \ 00. \ 00. \ 00. \ 00. 22. \ 33. \ 44. \ 55. 11. \ 22. \ 33. \ 44.	00. 00. 66. 77. 55. 66.	(88.)9: (77.)8:	00\	00_ X							
1000000000000000000000000000000000000	22. 33. 44. 55. 11. 22. 33. 44.	X 66. 77. X 55. 66.	(88.)9: (77.)8:	aa. (bb.		00. (44	(11.)(ff.	88-				***********
	11. (22. (33. (44.	S5. 66.	77. (8		X							
- X 00000000000 X ffffffff.				V 99 V 99						cce		
	11. (22.) 33. (44.	X 55. 66.			bb.							ec
			X 77_ X 88	99. X aa	bb_ X	cc. (44	(11.)(ff.	98.				************
_ \ UU. \ dadadaaaaaaaaa	X							11111	111111111			
00. efefefefefef	efef X		2222222	22222222			DX .				4444444	4444444
000000000000	0000 X								3333333333	33333		
000000000	000000	Х							4444444	4444444		
000000	000000000	*							55555	5555555555		
0000	000000000000		X	666666	66666666	6)(11111	12111111111
	000000000000000		X								7777	
	0000000000000000			Х						88888888	8888888	
	00000000000000000			Х	9999	99999999	99999	*				
EX.	000000000000000	10			X					981	******	
EX.	00000000000	0000			X						bbbbbbbbbbbbb	àb
	000000000	000000				X	cccccccccc	cee				********
X 00. X 000000000000000000	444. X 00. X 00. X 00.	X 00. X 00.	X 00. X 00	. X 00. X 00.	X 00. X	00. X 00	. X 00. X 00.	00.	000000000	0000000.1111	1111111111111.4	4444444444444
	08. X 00000000000000, de	000000000 000000000000 0000000000 000000	### ##################################	900000000000000 90000000000000000 9000000	92000000000000000000000000000000000000		0000000000000000	000000000000000	00000000000000000	000000000000000	000000000000000	000000000000000



```
Register 0=00000000000000000
Register 1=1111111111111111
Register 6=11111111111111111
Register 9=fffffffffffffff
Register 10=aaaaaaaaaaaaaa
Register 12=aaaaaaaaaaaaaaa
Data Memory
DM[16]=2222222222222222
DM[24]=3333333333333333333
DM[56]=777777777777777777
DM[72]=99999999999999999
DM[80]=aaaaaaaaaaaaaaa
DM[96]=ccccccccccccc
relaunch sim: Time (s): cpu = 00:00:01; elapsed = 00:00:12. Memory (
```

Coding:

```
module Lab8Pipeline_top(clk, reset, imem_rd);
   input clk, reset, imem rd;
   //internal signal
   wire [31:0] imem_out_wire;
wire [63:0] pc_out_wire;
wire [63:0] branch_addr_wire;
              Zero_wire , Branch_wire ;
    _____
   InstructionMeml INSTRUCTION_MEM_unit(
                   .clk(clk),
                   .reset (reset),
                   .imem_rd(imem_rd),
                   .imem_out(imem_out_wire),
                   .pc out (pc out wire),
                    .is_branch(Branch_wire),
                   .branch addr (branch addr wire),
                    .Zero(Zero wire));
    //IF/ID pipeline register**********
   wire [299:0] ifIdOut wire;
   wire [10:0] opCfieldIfId;
   wire [31:0] imem_if_id;
   wire [63:0] pc_if_id;
IF_ID_reg IF_ID_PR_unit(
                   .clk(clk),
                    .reset (reset),
                    .instr(imem_out_wire),
                    .pc(pc_out_wire),
                    .if id out(ifIdOut wire));
   assign opCfieldIfId = ifIdOut wire[31:21];
   assign imem if id = ifIdOut wire[31:0];
   assign pc_if_id = ifIdOut_wire[127:64];
```

```
wire Reg2Loc wire, ALUSrc wire, MemtoReg wire, MemRead wire;
wire RegWrite_wire, MemWrite wire, ALUOpl wire, ALUOp0 wire;
wire [4:0] imRnIfId, imRmIfId, imRm RtIfId; // rd addr 2 wire;
wire [18:0] offset addr;
wire [63:0] rd_data_1_wire, rd_data_2_wire;
wire [63:0] ALU_result_wire;
wire [63:0] SE_offset_addr;
wire [63:0] wrDataWb, mem rd data wire;
            regWrMemWb, memToRegMemWb;
wire
wire [4:0] imRtMemWb;
InstructionDecoder INSTRUCTION ID unit(
               .Opcode (opCfieldIfId),
               .Reg2Loc(Reg2Loc_wire),
                .ALUSrc (ALUSrc wire) ,
               .MemtoReg (MemtoReg wire),
                .RegWrite (RegWrite wire),
                .MemRead (MemRead wire),
               .MemWrite (MemWrite wire),
               .Branch (Branch wire),
                .ALUOpl (ALUOpl wire),
               .ALUOp0(ALUOp0 wire));
registersFile REGFILE unit(
               .clk(clk),
                .reset (reset),
                .wr en (regWrMemWb),
                .wr addr(imRtMemWb),
                .wr data(wrDataWb),
                .rd addr 1(imRnIfId),
                .rd addr 2(imRm RtIfId),
               .rd data 1 (rd data 1 wire),
                .rd data 2(rd data 2 wire));
```

```
91
92
        assign imRm RtIfId = (Reg2Loc_wire)? imem_if_id[4:0] : imem_if_id[20:16];

//Rt or Rd[4:0] // Rm[20:16]
93
94
                                            //Rt or Rd[4:0] //
                            = imem_if_id[9:5];
= imem_if_id[20:16];
95
        assign imRnIfId
96
        assign imRmIfId
97
        //check if it is branch instruction
        assign offset_addr = (Branch_wire)? imem_if_id[23:5] : {10'b0, imem_if_id[20:12]};
98
99
        assign SE_offset_addr = {45'b0, offset_addr};
       //ID_EX pipeline register
.01
                [280:0] idExIn_wire, idExOut_wire; //281 bits
        wire
                reg2IdEx, aluSrcIdEx, aluOplIdEx, aluOp0IdEx, regWrIdEx;//[280:277]
        wire
                memToRegIdEx, brIdEx, memRdIdEx, memWrIdEx;
04
        wire
                                                                       //[276:272]
                [10:0] opCFieldIdEx;
.05
                                                                       //[271:261] 11-bit
        wire
                [63:0] pcIdEx, SE_AddrIdEx;
                                                                       //[260:197], [196:133]
06
        wire
07
                [4:0] imRtIdEx;
                                                                       //[132:128]
        wire
                [63:0] rDataAlIdEx, rDataB2IdEx;
[63:0] brAddrIdEx;
.08
                                                                       //[127:64], [63:0]
        wire
.09
        wire
10
        ID EX reg ID EX PR unit (
11
               .clk(clk),
12
                .reset (reset),
                .idExIn({19'b0, idExIn wire}),
13
14
                .idExOut(idExOut_wire)
15
16
        assign idExIn_wire = {Reg2Loc_wire, ALUSrc_wire, ALUOpl_wire, ALUOp0_wire, //[280:277]
17
                              RegWrite wire, MemtoReg wire, Branch wire, MemRead wire, MemWrite wire, //[276:272]
18
                              imem_if_id[31:21], pc_if_id, SE_offset_addr, //[271:261] 11-bit, [260:197], [196:133]
19
                              imem_if_id[4:0], rd_data_1_wire, rd_data_2_wire }; //[132:128], [127:64], [63:0]
20
21
        assign reg2IdEx
                               = idExOut_wire[280];
        assign aluSrcIdEx
                              = idExOut_wire[279];
23
        assign aluOplIdEx
                               = idExOut_wire[278];
24
        assign aluOp0IdEx
                               = idExOut_wire[277];
                               = idExOut_wire[276];
25
        assign regWrIdEx
                              = idExOut_wire[275];
26
        assign memToRegIdEx
                               = idExOut_wire[274];
27
        assign brIdEx
       assign memRdIdEx
28
                              = idExOut_wire[273];
                               = idExOut_wire[272];
29
        assign memWrIdEx
                              = idExOut_wire[271:261]; //11 bits
30
        assign opCFieldIdEx
       assign pcIdEx
                               = idExOut_wire[260:197]; //64 bits
31
        assign SE AddrIdEx
                               = idExOut wire[196:133]; //64 bits
32
        assign imRtIdEx
                               = idExOut_wire[132:128]; //5 bits
33
        assign rDataAlIdEx
                              = idExOut_wire[127:64];
34
        assign rDataB2IdEx
                              = idExOut_wire[63:0];
35
36
        assign branch addr wire = (brIdEx)? (SE AddrIdEx << 2): 64'b0;
37
        assign brAddrIdEx = pcIdEx + branch_addr_wire;
38
```

```
accegn permanent porture , pranon auar marc,
ALUwithControlsl ALUwithCONTROL unit(
        .addr cal(aluSrcIdEx),
         .ALU SE addr(SE AddrIdEx),
        .rd data 1 (rDataAlIdEx),
        .rd data 2 (rDataB2IdEx),
         .ALU op({aluOplIdEx,aluOp0IdEx}),
         .Opcode field(opCFieldIdEx),
                                                   //input
         .ALU out (ALU result wire),
                                                   //output 64 bits
         .Zero(Zero_wire));
                                                   //output 1 bit
//Ex Mem*****************************pipeline register
                                                             //203 bits
//[202:139], [127:64], [63:0]
wire [202:0] exMemIn_wire, exMemOut_wire;
        [63:0] brAddrExMem, ALUoutExMem, rDataB2ExMem;
wire
wire
        regWrExMem, memToRegExMem, brExMem, memRdExMem, memWrExMem, ZeroExMem; //[138:133]
wire
       [4:0] imRtExMem;
                                                                 //[132:128]
Ex Mem reg EX MEM PR unit (
        .clk(clk),
         .reset (reset).
         .exMemIn({97'b0, exMemIn wire}),
         .exMemOut(exMemOut wire));
assign exMemIn wire = {brAddrIdEx,
                                                                         //[202:139]
                            regWrIdEx,memToRegIdEx,brIdEx,memRdIdEx,memWrIdEx,Zero_wire, //[138:133]
                            imRtIdEx, ALU_result_wire, rDataB2IdEx }; //[132:128], [127:64], [63:0]
assign brAddrExMem
                         = exMemOut wire[202:139]; //64 bits
assign regWrExMem
                         = exMemOut_wire[138];
assign memToRegExMem = exMemOut_wire[137];
assign brExMem = exMemOut_wire[136];
assign memRdExMem = exMemOut_wire[135];
assign memWrExMem = exMemOut_wire[134];
assign ZeroExMem = exMemOut_wire[133];
assign imRtExMem = exMemOut_wire[132:128]; //5 bits
assign ALUoutExMem = exMemOut_wire[127:64];
assign rDataB2ExMem = exMemOut_wire[63:0];
   //MEMstg_4======
   DataMem DataMem unit(
          .clk(clk),
           .reset (reset),
           .mem wr (memWrExMem) ,
           .mem_rd (memRdExMem) ,
           .mem addr(ALUoutExMem[7:0]),
                                         //store, write to mem
//load, write to register
           .wr data(rDataB2ExMem),
            .rd_data(mem_rd_data_wire));
   //Mem WB pipeline register
          [134:0] memWbIn_wire, memWbOut_wire; //135 bits
           [63:0] ALUoutMemWb, memRdDataMemWb;
   //Pipeline_4, Mem/WB
   MEM WB reg MEM WB PR unit (
           .clk(clk),
            .reset (reset),
           .memWbIn({165'b0, memWbIn wire}),
           .memWbOut (memWbOut wire));
   assign memWbIn_wire = {regWrExMem, memToRegExMem,imRtExMem, //[134:133], [132:128]
                                   ALUoutExMem, mem_rd_data_wire};//[127:64], [63:0]
   assign regWrMemWb
                           = memWbOut_wire[134];
   assign memToRegMemWb = memWbOut wire[133];
   assign imRtMemWb = memWbOut_wire[132:128];
assign ALUoutMemWb = memWbOut_wire[128:64];
   assign memRdDataMemWb = memWbOut_wire[63:0];
   assign wrDataWb = (memToRegMemWb)? memRdDataMemWb : ALUoutMemWb;
endmodule
```