CECS 530 - Lab 9

"Making Hazard Detection and Forwarding units"

Due date: December 17, 2020

Student Name: Julie Kim

I certify that this submission is my original work

Julie Kim—December 17, 2020

Your signature or electronic signature

Lab Report: Lab Assignment 9- "Data Hazard"

1. Goal:

To build a pipeline process with the ability to detect data hazard caused by source operand of the proceeding instruction need the data from the destination register of the preceding instruction. The instruction as ADD X2, X31, X1 produce the result of X2, which is used by three proceeding instructions as SUB X5, X4, X2; AND X8,X6,X2 and OR X12,X9,X2. The first two instruction are data hazard as X2 is a source operand available at the WB stage 5. The content of X2 need to be forwarded from EX/MEM pipeline3 as ALU input, and from MEM/WB pipeline4 as ALU input respectively. The instruction need X2 at stage5 WB, which can be forwarded directly from the register file where the first half write back X2 into register and the second half is to consume the X2 by instruction OR X12,X9,X2. This is called half cycle technique. We are going to build Hazard Detector in stage2, ID-stage, to develop three HA signals as HARn2Rd4, HARn2Rt4 and HARn2Rd3. HARn2Rt4 is hazard signal when produced by instruction ADD X2,X31,X1 and SUB X5,X4,X2. The last two signal produced by instruction ADD X2,X31,X1 and AND X8,X6,X2. The choice between the two signals is whether the X2 is the content of memory read or the result from ALU calculation.

2. Steps:

- o Build pipeline registers, IF/ID-pipe, ID/EX-pipe, EX/MEM-pipe and MEM/WB-pipe
- Hazard Detection units. The unit generate for signal 100, 001, 010 and 011. The first signal produced by last instruction OR X12,X9,X2, which can be resolved by half cycle technique. 011 signal is produced by instruction SUB X5,X4,X2 which can be resolved by forwarding X2 result from EX/MEM pipeline in stage-4, MEM-stage to ALU input. 001 and 010 is produced by AND X8,X6,X2. In this case the signal

- hazard will be 001 because X2 is forwarded from ALU result instead of memory read.
- Build another unit, the Forwarding unit, which take in Hazard produced by previous Hazard Detector stored in ID/EX pipeline. Forwarding unit will take signals as 100, 001, 010 and 011 to decide the inputs to the ALU mux whether inputs are from EX/MEM pipeline for 011-signal, from MEM/WB pipeline for 001 (ALU result)-signal, from MEM/WB pipeline for 010 (memory read), and 100-signal register files half-cycle technique.

3. Results:

There are two parts of the results signals from the Hazard detection unit and from the Forwarding unit:

Instruction	14	15	16	17	18	19	20	21	Comment
ADD X2, X31, X1	F	D	X	M	W				X2 = 11
SUB X5, X4, X2		F	D '	X	M	W			X5 = 33
AND X8, X6, X2			F	D	W	M	W		X8 = 00
OR X12, X9, X2				F	D∳	X	M	W	X12 = 99


- a. The Hazard Detection unit produce 3 signals to indication three type of hazards of the instruction SUB, AND and OR proceeding instruction ADD X2,X31,X1 whose X2 is the destination register producing result 64'h111....at stage5-WB-stage. At time 300ns, the three instruction with the two operands register as: SUB(X4,X2), AND(X6,X2) and OR(X9,X2) respectively. The destination register X2 indicate as blue color as the same address. SUB(sub x5,x4,x2) instruction produce signal 3'b011, AND(and x8,x6,x2) instruction produce signal hazard 3'b010, and OR(or x12,x9,x2) instruction produces signal hazard 3'b100.
- b. The Forwarding unit takes the those three signals and decide upon the inputs to the ALU unit. 3'd3 for alu result from EX/MEM, 3'd1 for alu result from MEM/WB and 3'd4 from register file as half cycle technique. By comparing the register read results (enclosing by the read cloud circle) regDataA1 and regDataB2 as raw data read from register file for X4, X6, X9, and X2 as 64'h44..., 64'h66..., 64'h99... and 64'h12... and 64'h11... respectively. The alu inputs, aluDataAin and aluDataBin as source operand of X2 are all 64'h11.... This is because of the Hazard Detection unit changes the ALU input options.

4. Conclusion:

From this lab I learn how to construct Hazard Detection unit and Forwarding unit. The signals are passed from one pipeline to another are in timely manner at the edge of the clock edge. The data and signals are passed from one pipeline to another is at the edge of clock edge. The challenge in this lab is make sure to get the right data as input to the ALU.

If there is a gap between the source and destination register, the data and signal must be preserved in the pipeline and passed to the ALU at the right clock time. Either before the timing or after, the ALU would be getting the wrong result. I also learn how to write half cycle Forwarding unit, which is as simple as assigning the input write result as the output. It took a quit amount of work to debug how to forward write result to the source operand.


Simulation Results:



The result inside the register files shows the result after the operation of ADD X2,X31,X1, SUB X5,X4,X2, AND X8,X6,X2 and OR X12,X9,X2

■ Marchanica Property III The Prope	0000000000000000		***************************************	0000000000000000		1111111111111111		000000000000000		1111111111111111		00000000	00000000	
☐ M rDataB2IdEx[63:0]	11111111111111111		fffffffffff	0000000000000000		11111111111111111		0000000000000000		11111111	********	ffffff 00000000		
III ■ aluDataAin[63:0]	0000000000000000		00000000	00000000	ffffffff	11111111	00000000	00000000	ttttttt	ffffffff	00000000	00000000	fffi	
🖽 👫 aluDataBin[63:0]	11111111111111111		00000000	00000000	11111111	tttttttt	00000000	00000000	ttttttt	tttttttt	00000000	00000000	0000 # ffff	
1 [1][63:0]	11111111111111111											11111111111	11111	
⊞ ™ [2][63:0]	222222222222222											11111111111	11111	
[5][63:0]	55555555555555											33333333333	33333	
H W [8][63:0]	88888888888888											00000000000	00000	
H W [12][63:0]	0000000000000000											9999999999	99999	
RF[0:31][63:0]	00000000000000000,111	000	,,,,,,,,,,,,,,,,,,,,,,,,	1111111111111111	1,111111111111	1111,3333333333	333333,444444	444444444,3333	333333333333,6	6666666666666	,7777777777777	777,0000000000	000000,999	
II [0][63:0]	0000000000000000											00000000000	00000	
II [1][63:0]	111111111111111111											111111111111	11111	
# *** [2][63:0]	222222222222222											11111111111	11111	
4 [3][63:0]	333333333333333											33333333333	33333	
11 [4][63:0]	44444444444444											4444444444	44444	
II [5][63:0]	55555555555555											33333333333	33333	
# 4 [6][63:0]	66666666666666											6666666666	66666	
II [7][63:0]	777777777777777											7777777777	77777	
11 [8][63:0]	88888888888888											0000000000	00000	
H [9][63:0]	99999999999999											9999999999	99999	
11 [10][63:0]	бо											0000000000	22222	
H [11][63:0]	0000000000000000											bbbbbbbbbbb	bbbbb	
11 [12][63:0]	0000000000000000											9999999999	99999	
113][63:0]	0000000000000000											00000000000	00000	

Zoom out:



```
Register 1=ddddddddaaaaaaa
Register_2=efefefefefefefef
Register_31=00000000000000000
imem if id=11111000010000011000001111100011
pc_if_id=
Register_0=00000000000000000
Register_1=11111111111111111
Register_2=11111111111111111
Register 3=33333333333333333
Register_6=666666666666666
Register_7=7777777777777777
Register 8=0000000000000000
Register_9=9999999999999999
Register_10=aaaaaaaaaaaaaaa
Data Memory
DM[8]=111111111111111111
DM[16]=222222222222222
DM[24]=333333333333333333
DM[32]=44444444444444444
DM[40]=5555555555555555
DM[48]=666666666666666
DM[56]=777777777777777777
DM[80]=aaaaaaaaaaaaaaa
DM[96]=cccccccccccc
relaunch_sim: Time (s): cpu = 00:00:01; elapsed = 00:00:10. Memory (MB): peak = 1067.188; gain = 0.000
```

Hazard Detector:

```
, 22 module HazDetector(instrID2, instrEx3, instrMem4, imRn2, imRm2, imRt5, imRt4, imRd3,
23
                       HDSigA, HDSigB);
24
        input [2:0] instrID2, instrEx3, instrMem4;
25
        input [4:0] imRn2, imRm2, imRt5, imRt4, imRd3;
        output [2:0] HDSigA, HDSigB;
 26
 27
        req
               [2:0] HDSigA, HDSigB;
 28
29
        always@(*)
30 E
        begin
31 E
            if ((imRn2==imRt4)&&(instrID2 == 3'b000)&&(instrMem4 == 3'b000))
 32
                HDSigA = 3'd1; //ALUout from Pr4 as forwarding input
33 □
            else if ((imRn2==imRt4)&&(instrID2 == 3'b000)&&(instrMem4 == 3'b010))
 34
                HDSigA = 3'd2; //mem read Data from Pr4 as forwarding input
 35
            else if ((imRn2==imRd3)&&(instrID2 == 3'b000)&&(instrEx3 == 3'b000))
 36
                HDSigA = 3'd3; //ALUout from Pr3 as forwarding input
 37 E
            else if ((imRn2 == imRt5)&&(imRn2!=imRt4)&&(imRn2!=imRd3))
 38
                HDSigA = 3'd4;
 39
            else
 40
                HDSigA = 3'd0;
 41
 42
            if ((imRm2==imRt4) &&(instrID2 == 3'b000) &&(instrMem4 == 3'b000))
 43
                HDSigB = 3'd1; //ALUout from Pr4 as forwarding input
 45 E
            else if ((imRm2==imRt4)&&(instrID2 == 3'b000)&&(instrMem4 == 3'b010))
 46
                HDSigB = 3'd2; //mem read Data from Pr4 as forwarding input
 47 E
            else if ((imRm2==imRd3)&&(instrID2 == 3'b000)&&(instrEx3 == 3'b000))
                HDSigB = 3'd3; //ALUout from Pr3 as forwarding input
 48
 49
            //indicate ID2 is not load
 50
            else if ((imRm2 == imRt5)&&(imRm2!=imRt4)&&(imRm2!=imRd3)&&(instrID2 == 3'b000))
 51
                HDSigB = 3'd4;
 52
            else
 53 C
                HDSigB = 3'd0;
        end
 55 endmodule
56
```

Forwarding unit: built in Top level in EX-stage, stage3

```
177
        //START Exstg-3======STAGE-3 EX-3
        //FORWARDING unit
178
179
        wire [63:0] aluDataAin, aluDataBin;
180
        assign aluDataAin = (hazDatAIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
                            (hazDatAIdEx==2)? memRdDataMemWb://data from mem read PR4 memWb
181
182
                            (hazDatAIdEx==3)? ALUoutExMem: rDataA1IdEx; //data from alu PR3 exMem
        assign aluDataBin = (hazDatBIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
183
184
                            (hazDatBIdEx == 2)? memRdDataMemWb://data from mem read PR4 memWb
185
                            (hazDatBIdEx==3)? ALUoutExMem: rDataB2IdEx; //data from alu PR3 exMem
```

```
Lab9DataHzd_top.v
C:/Users/chealyTahir/Desktop/classes Fall 2020/cecs530 Compt Architech Fall 2020/Lab8_LEGv8_Pipeline/Lab8/Lab
   1 'timescale 1ns / 1ps
1031
   3 // Company:
30
  4 // Engineer:
   5 //
6 // Create Date: 12/02/2020 10:22:42 PM
7 // Design Name:
X
  8 // Module Name: Lab9DataHzd top
  9 // Project Name:
11
  10 // Target Devices:
  11 // Tool Versions:
  12 // Description:
da
  13 //
0
  14 // Dependencies:
  15 //
  16 // Revision:
  17 // Revision 0.01 - File Created
   18 // Additional Comments:
   19 //
  21 module Lab9DataHzd top(clk, reset, imem rd);
   22
        input clk, reset, imem rd;
   23
   24
   25
        //internal signal
   26
       wire [31:0] imem out wire;
        wire [63:0] pc_out_wire;
   27
        wire [63:0] branch_addr_wire;
   28
   29
              Zero_wire , Branch_wire ;
   30
        InstructionMem1 INSTRUCTION MEM unit(
   31
   32
                    .clk(clk),
   33
                     .reset (reset),
   34
                    .imem rd(imem rd),
   35
                    .imem out(imem out wire),
   36
                    .pc_out(pc_out_wire),
   37
                    .is branch (Branch wire),
   38
                    .branch_addr(branch_addr_wire),
   39
                    .Zero(Zero_wire));
```

```
41
 42
       wire [299:0] ifIdOut wire:
 43
             [10:0] opCfieldIfId;
 44
       wire
              [31:0] imem if id:
       wire [63:0] pc_if_id;
 45
       IF_ID_reg IF_ID_PR_unit(
 46
 47
                    .clk(clk),
 48
                    .reset (reset),
 49
                     .instr(imem_out_wire),
                    .pc(pc_out_wire),
 50
                    .if_id_out(ifIdOut_wire));
 51
 52
 53
       assign opCfieldIfId = ifIdOut_wire[31:21];
       assign imem_if_id
 54
                          = ifIdOut wire[31:0];
                         = ifIdOut_wire[127:64];
 55
       assign pc_if_id
                   56
       //END******
 57
 58
       //START=IDstg 2====
       wire Reg2Loc_wire, ALUSrc_wire, MemtoReg_wire, MemRead_wire;
 59
 60
       wire RegWrite_wire, MemWrite_wire, ALUOp1_wire, ALUOp0_wire;
 61
       wire [4:0] imRtIfId, imRnIfId, imRmIfId, imRm RtIfId; // rd addr 2 vire;
       wire [18:0] offset_addr;
 62
       wire [63:0] rd_data_1_wire, rd_data_2_wire, regDataA1, regDataB2;
 63
       wire [63:0] ALU result wire;
 64
 65
       wire [63:0] SE_offset_addr;
 66
       wire [2:0] imOp3idEx;
 67
       wire [2:0] imOp4exMem; //Instr EX/MEM op 3-1sb from 11bits; 000-add, 010-load =======STAGE-2, ID-2
 68
 69
       wire [4:0] imRd3idEx. imRt4exMem. imRt5MemWb://Rt to compare in data haz unit in ID stage: 1 cycle ahead
 70
 71
                 regWrMemWb, memToRegMemWb;
       wire [4:0] imRtMemWb;
 72
 73
       wire [63:0] mem_rd_data_wire;
74
       wire [63:0] wrDataWb, ALUoutExMem, ALUoutMemWb, memRdDataMemWb;
 75
        InstructionDecoder INSTRUCTION ID unit (
76
                      .Opcode(opCfieldIfId),
77
                      .Reg2Loc(Reg2Loc_wire),
78
                      .ALUSrc (ALUSrc wire),
79
                      .MemtoReg (MemtoReg wire),
 80
                      .RegWrite (RegWrite wire),
 81
                      .MemRead (MemRead wire),
 82
                      .MemWrite (MemWrite wire),
 83
                      .Branch (Branch_wire),
 84
                      .ALUOp1 (ALUOp1 wire),
85
                      .ALUOp0 (ALUOp0 wire));
86
        //Hazard Detection unit
 87
        88
               [2:0] hazDatAifId, hazDatBifId;
                                               //output signals from IF/ID
 89
        assign instrOpinIfId = opCfieldIfId[2:0]; //input 3-lsb instruction opcode; 000-add, 010-load
 90
       assign imRtIfId = imem_if_id[4:0]; //Rt, destination address
 91
       assign imRnIfId
                        = imem_if_id[9:5];
                                               //Rn address used in HDetector, ID-2
 92
       assign imRmIfId
                        = imem_if_id[20:16]; //Rm address used in HDetector, ID-2
93
        94
                   .instrID2(instrOpinIfId),
95
                   .instrEx3(imOp3idEx),
96
                   .instrMem4 (imOp4exMem),
97
                   .imRn2(imRnIfId),
                                         //Rn in ID-2 [9:5]
                                         //Rm in ID-2 [20:16]
98
                   .imRm2(imRmIfId),
99
                   .imRt5(imRt5MemWb),
                                         //Rt from stage 5: WB-5
100
                  .imRt4(imRt4exMem),
                                         //Rt from stage 4: MEM-4 stage
101
                                         //Rd from stage 3: Ex-3 stage
                  .imRd3(imRd3idEx).
102
                                         //output signal data haz A
                  . HDSigA (hazDatAifId),
                  .HDSigB(hazDatBifId)); //output signal data haz B
103
```

40

```
105
         //Register file
106
         wire [4:0] regRdAddrA1, regRdAddrB2;
         assign regRdAddrA1 = imRnIfId;
107
108
         assign regRdAddrB2 = imRm RtIfId;
109
         registersFile REGFILE unit(
110
                      .clk(clk),
111
                      .reset(reset),
112
                       .wr en (regWrMemWb),
113
                       .wr addr(imRtMemWb),
114
                      .wr data(wrDataWb),
115
                      .rd addr 1(regRdAddrA1),
116
                      .rd addr 2(regRdAddrB2), //Rm
117
                      .rd data 1 (rd data 1 wire),
118
                       .rd_data_2(rd_data_2_wire));
119
         //1. Reg2Loc==1, Rt[4:0]
                                     //for laod address load Rt, offset[Rn]
         //O. Reg2Log==0, Rm[20:16] //for Add Rm Add Rd, Rn, Rm
120
121
         assign imRm RtIfId = (Reg2Loc wire)? imem if id[4:0] : imem if id[20:16];
122
                                                  //Rt or Rd[4:0] //
123
         //check if it is branch instruction
124
         assign offset addr = (Branch wire)? imem if id[23:5] : {10'b0, imem if id[20:12]};
125
         assign SE offset addr = {45'b0, offset addr};
126
         assign regDataA1 = rd data 1 wire;
127
         assign regDataB2 = rd data 2 wire;
        131
        wire [289:0] idExIn wire, idExOut wire; //281 bits +3+3+3 == 290 bits
       wire [2:0] hazDatAIdEx, hazDatBIdEx; //output signals from IF/ID[287:284]
133
                                               //input 3-lsb instruction opcode; 000-add, 010-load [283:281]
 134
               [2:0]
                      instrOpinIdEx;
        wire reg2IdEx, aluSrcIdEx, aluOp1IdEx, aluOp0IdEx, regWrIdEx;//[280:277]
135
       wire memToRegIdEx, brIdEx, memRdIdEx, memWrIdEx;
                                                               //[276:272]
136
 137
        wire [10:0] opCFieldIdEx;
                                                               //[271:261] 11-bit
 138
        wire
               [63:0] pcIdEx, SE_AddrIdEx;
                                                               //[260:197], [196:133]
 139
        wire [4:0] imRtIdEx;
                                                               //[132:128]
140
       wire [63:0] rDataA1IdEx, rDataB2IdEx;
                                                               //[127:64], [63:0]
 141
        wire
               [63:0] brAddrIdEx;
        ID_EX_reg ID_EX_PR_unit ( //PR2, ID/Ex pipeline reg************ Register 2
142
143
               .clk(clk),
144
               . reset (reset) .
 145
               .idExIn({10'b0, idExIn_wire}),
146
               .idExOut(idExOut wire)
147
 148
       assign idExIn_wire = {hazDatAifId, hazDatBifId, instrOpinIfId,
                                                                        //[289:281] 2, 2, 3-bits
149
                           Reg2Loc_wire, ALUSrc_wire, ALUOp1_wire, ALUOp0_wire, //[280:277]
                           RegWrite_wire, MemtoReg_wire, Branch_wire, MemRead_wire, MemWrite_wire, //[276:272]
150
                           imem_if_id[31:21], pc_if_id, SE_offset_addr, //[271:261] 11-bit, [260:197], [196:133]
151
                           imem_if_id[4:0], rd_data_1_wire, rd_data_2_wire }; //[132:128], [127:64], [63:0]
 152
153
       assign hazDatAIdEx
                           = idExOut_wire[289:287]; //hazardA signal from ID/EX 3-bit
154
       assign hazDatBIdEx
                             = idExOut_wire[286:284]; //hazardB signal from ID/EX 3-bit
 155
        assign instrOpinIdEx = idExOut wire[283:281]; //Instr ID/EX op 3-lsb from 11bits; 000-add, 010-load
156
        assign reg2IdEx
                             = idExOut wire[280];
       assign aluSrcIdEx
                            = idExOut_wire[279];
       assign aluOp1IdEx
                            = idExOut_wire[278];
158
                            = idExOut_wire[277];
 159
        assign aluOp0IdEx
160
       assign regWrIdEx
                            = idExOut wire[276]:
161
       assign memToRegIdEx = idExOut_wire[275];
 162
        assign brIdEx
                            = idExOut wire[274];
163
        assign memRdIdEx
                            = idExOut_wire[273];
164
       assign memWrIdEx
                            = idExOut wire[272];
165
       assign opCFieldIdEx = idExOut_wire[271:261]; //11 bits
 166
        assign pcIdEx
                            = idExOut_wire[260:197]; //64 bits
167
       assign SE_AddrIdEx
                            = idExOut_wire[196:133]; //64 bits
168
       assign imRtIdEx
                            = idExOut_wire[132:128]; //5 bits
169
        assign rDataA1IdEx
                            = idExOut wire[127:64];
170
        assign rDataB2IdEx
                            = idExOut_wire[63:0];
```

```
171
        //branch signal
172
        assign branch_addr_wire = (brIdEx)? (SE_AddrIdEx << 2): 64'b0;
173
        assign brAddrIdEx = pcIdEx + branch_addr_wire;
        //END ID EX pipeline register*********
                                                174
175
176
177
        //START Exstg-3======STAGE-3 EX-3
178
        //FORWARDING unit
179
        wire [63:0] aluDataAin, aluDataBin;
180
        assign aluDataAin = (hazDatAIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
181
                             (hazDatAIdEx==2)? memRdDataMemWb://data from mem read PR4 memWb
182
                             (hazDatAIdEx == 3)? ALUoutExMem: rDataA1IdEx; //data from alu PR3 exMem
183
       assign aluDataBin = (hazDatBIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
184
                             (hazDatBIdEx == 2)? memRdDataMemWb://data from mem read PR4 memWb
185
                             (hazDatBIdEx==3)? ALUoutExMem: rDataB2IdEx; //data from alu PR3 exMem
186
187
        //ALU unit
188
        ALUwithControls1 ALUwithCONTROL unit(
189
               .addr_cal(aluSrcIdEx),
190
                .ALU SE addr(SE AddrIdEx),
191
                .rd_data_1(aluDataAin), //dt from FW unit
192
               .rd data 2(aluDataBin), //dt from FW unit
193
               .ALU_op({aluOp1IdEx,aluOp0IdEx}),
194
               .Opcode_field(opCFieldIdEx),
                                                     //input
                .ALU_out(ALU_result_wire),
195
                                                     //output 64 bits
196
               .Zero(Zero_wire));
                                                     //output 1 bit
197
        assign imRd3idEx = imRtIdEx;
                                                     //Rd3 address to use in ID-2 stage
198
        assign imOp3idEx = instrOpinIdEx;
199
        //END=
                                                                      =====END stg 3 EX
201
      wire [205:0] exMemIn_wire, exMemOut_wire;
202
                                                                   //203 + 3 == 206 bits
203
              [2:0] instrOpinExMem; //Instr EX/MEM op 3-1sb from 11bits; 000-add, 010-load [205:203]
       wire
       wire [63:0] brAddrExMem, rDataB2ExMem;
204
                                                                 //[202:139], [127:64], [63:0]
205
       wire regWrExMem, memToRegExMem, brExMem, memRdExMem, memWrExMem, ZeroExMem; //[138:133]
206
             [4:0] imRtExMem;
       wire
       207
             .clk(clk),
209
              .reset (reset).
210
              .exMemIn({94'b0, exMemIn_wire}),
     .exMemOut(exMemOut_wire));
211
212
       assign exMemIn_wire = {instrOpinIdEx, brAddrIdEx,
                                                            //[205:203], [202:139]
                          regWrIdEx,memToRegIdEx,brIdEx,memRdIdEx,memWrIdEx,Zero_wire, //[138:133]
213
214
                           imRtIdEx, ALU result wire, rDataB2IdEx }; //[132:128], [127:64], [63:0]
215
      assign instrOpinExMem = exMemOut wire[205:203]; //Instr EX/MEM op 3-lsb from 11bits; 000-add, 010-load
       assign brAddrExMem = exMemOut_wire[202:139]; //64 bits
216
217
       assign regWrExMem
                          = exMemOut_wire[138];
       assign memToRegExMem = exMemOut_wire[137];
218
219
       assign brExMem = exMemOut_wire[136];
       assign memRdExMem
                          = exMemOut_wire[135];
220
       assign memWrExMem
assign ZeroExMem
221
                          = exMemOut wire[134];
                         = exMemOut_wire[133];
222
223
      assign imRtExMem
                          = exMemOut_wire[132:128]; //5 bits
224
       assign ALUoutExMem
                          = exMemOut wire[127:64];
       assign rDataB2ExMem
225
                          = exMemOut_wire[63:0];
       226
227
228
229
       //START=MEM-4=====
                                      ----START-4 MEM-4
230
       DataMem DataMem_unit(
231
              .clk(clk),
232
              .reset (reset),
233
             .mem wr (memWrExMem),
234
             .mem rd (memRdExMem),
235
              .mem addr(ALUoutExMem[7:0]),
236
              .wr_data(rDataB2ExMem),
                                       //store, write to mem
237
              .rd_data(mem_rd_data_wire));
                                     //load, write to register
                                      //Rt4 to use in ID-2 stage
       assign imRt4exMem = imRtExMem;
238
239
       assign imOp4exMem = instrOpinExMem; //instrOp 3-lsb to use in ID-2 stage
240
                                                      ======END-4=====MEM-4
```

```
242
243
      244
     wire [134:0] memWbIn wire, memWbOut wire; //135 bits
245
      //Pipeline 4, Mem/WB
     246
247
            .clk(clk),
248
            .reset (reset),
249
            .memWbIn({165'b0, memWbIn_wire}),
250
            .memWbOut(memWbOut_wire));
251
     assign memWbIn wire = {regWrExMem, memToRegExMem,imRtExMem, //[134:133], [132:128]
252
                             ALUoutExMem, mem_rd_data_wire};//[127:64], [63:0]
253
254
     assign regWrMemWb
                      = memWbOut_wire[134];
255
     assign memToRegMemWb = memWbOut wire[133];
256
     assign imRtMemWb = memWbOut_wire[132:128];//vrite back address
     assign ALUoutMemWb = memWbOut_wire[128:64]; //aluout reslut
257
258
     assign memRdDataMemWb = memWbOut_wire[63:0]; //mem read data
259
260
     261
     assign wrDataWb = (memToRegMemWb)? memRdDataMemWb : ALUoutMemWb;
262
     assign imRt5MemWb = imRtMemWb;
263 endmodule
264
```