

CECS 530 - Lab 9

“Making Hazard Detection and Forwarding units”

Due date: December 17, 2020

Student Name: Julie Kim



I certify that this submission is my original work

Julie Kim—December 17, 2020

Your signature or electronic signature

Lab Report: Lab Assignment 9- “Data Hazard”

1. Goal:

To build a pipeline process with the ability to detect data hazard caused by source operand of the proceeding instruction need the data from the destination register of the preceding instruction. The instruction as ADD X2, X31, X1 produce the result of X2, which is used by three proceeding instructions as SUB X5, X4, X2 ; AND X8,X6,X2 and OR X12,X9,X2. The first two instruction are data hazard as X2 is a source operand available at the WB stage 5. The content of X2 need to be forwarded from EX/MEM pipeline3 as ALU input, and from MEM/WB pipeline4 as ALU input respectively. The instruction need X2 at stage5 WB, which can be forwarded directly from the register file where the first half write back X2 into register and the second half is to consume the X2 by instruction OR X12,X9,X2. This is called half cycle technique. We are going to build Hazard Detector in stage2, ID-stage, to develop three HA signals as HARn2Rd4, HARn2Rt4 and HARn2Rd3. HARn2Rt4 is hazard signal when produced by instruction ADD X2,X31,X1 and SUB X5,X4,X2. The last two signal produced by instruction ADD X2,X31,X1 and AND X8,X6,X2. The choice between the two signals is whether the X2 is the content of memory read or the result from ALU calculation.

2. Steps:

- Build pipeline registers, IF/ID-pipe, ID/EX-pipe, EX/MEM-pipe and MEM/WB-pipe
- Hazard Detection units. The unit generate for signal 100, 001, 010 and 011. The first signal produced by last instruction OR X12,X9,X2, which can be resolved by half cycle technique. 011 signal is produced by instruction SUB X5,X4,X2 which can be resolved by forwarding X2 result from EX/MEM pipeline in stage-4, MEM-stage to ALU input. 001 and 010 is produced by AND X8,X6,X2. In this case the signal

hazard will be 001 because X2 is forwarded from ALU result instead of memory read.

- Build another unit, the Forwarding unit, which take in Hazard produced by previous Hazard Detector stored in ID/EX pipeline. Forwarding unit will take signals as 100, 001, 010 and 011 to decide the inputs to the ALU mux whether inputs are from EX/MEM pipeline for 011-signal, from MEM/WB pipeline for 001 (ALU result)-signal, from MEM/WB pipeline for 010 (memory read), and 100-signal register files half-cycle technique.

3. Results:

There are two parts of the results signals from the Hazard detection unit and from the Forwarding unit:


Instruction	14	15	16	17	18	19	20	21	Comment
ADD X2, X31, X1	F	D	X	M	W				X2 = 11..
SUB X5, X4, X2		F	D	X	M	W			X5 = 33..
AND X8, X6, X2			F	D	X	M	W		X8 = 00..
OR X12, X9, X2				F	D	X	M	W	X12 = 99..

- The Hazard Detection unit produce 3 signals to indication three type of hazards of the instruction SUB, AND and OR proceeding instruction ADD X2,X31,X1 whose X2 is the destination register producing result 64'h111....at stage5-WB-stage. At time 300ns, the three instruction with the two operands register as: SUB(X4,X2), AND(X6,X2) and OR(X9,X2) respectively. The destination register X2 indicate as blue color as the same address. SUB(sub x5,x4,x2) instruction produce signal 3'b011, AND(and x8,x6,x2) instruction produce signal hazard 3'b010, and OR(or x12,x9,x2) instruction produces signal hazard 3'b100.
- The Forwarding unit takes the those three signals and decide upon the inputs to the ALU unit. 3'd3 for alu result from EX/MEM, 3'd1 for alu result from MEM/WB and 3'd4 from register file as half cycle technique. By comparing the register read results (enclosing by the read cloud circle) regDataA1 and regDataB2 as raw data read from register file for X4, X6, X9, and X2 as 64'h44..., 64'h66..., 64'h99... and 64'h22... and 64'h11... respectively. The alu inputs, aluDataAin and aluDataBin as source operand of X2 are all 64'h11.... This is because of the Hazard Detection unit changes the ALU input options.


4. Conclusion:

From this lab I learn how to construct Hazard Detection unit and Forwarding unit. The signals are passed from one pipeline to another are in timely manner at the edge of the clock edge. The data and signals are passed from one pipeline to another is at the edge of clock edge. The challenge in this lab is make sure to get the right data as input to the ALU.

Simulation Results:

[illegible]

Zoom out:



```

Register_1=dddddddaaaaaaaaaa
Register_2=efefefefefefefef
Register_31=0000000000000000
imem_if_id=11111000010000011000001111100011
pc_if_id=8

```

```

Register_0=0000000000000000
Register_1=1111111111111111
Register_2=1111111111111111
Register_3=3333333333333333
Register_4=4444444444444444
Register_5=3333333333333333
Register_6=6666666666666666
Register_7=7777777777777777
Register_8=0000000000000000
Register_9=9999999999999999
Register_10=aaaaaaaaaaaaaaaa
Register_11=bbbbbbbbbbbbbbbb
Register_12=9999999999999999

```

```

Data Memory
DM[8]=1111111111111111
DM[16]=2222222222222222
DM[24]=3333333333333333
DM[32]=4444444444444444
DM[40]=5555555555555555
DM[48]=6666666666666666
DM[56]=7777777777777777
DM[64]=8888888888888888
DM[72]=9999999999999999
DM[80]=aaaaaaaaaaaaaaaa
DM[88]=bbbbbbbbbbbbbbbb
DM[96]=cccccccccccccccc

```

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1067.188 ; gain = 0.000

Hazard Detector:

```

22 module HazDetector(instrID2, instrEx3, instrMem4, imRn2, imRm2, imRt5, imRt4, imRd3,
23     HDSigA, HDSigB);
24     input  [2:0]  instrID2, instrEx3, instrMem4;
25     input  [4:0]  imRn2, imRm2, imRt5, imRt4, imRd3;
26     output [2:0]  HDSigA, HDSigB;
27     reg  [2:0]  HDSigA, HDSigB;
28
29     always@(*)
30     begin
31         if ((imRn2==imRt4)&&(instrID2 == 3'b000)&&(instrMem4 == 3'b000))
32             HDSigA = 3'd1; //ALUout from Pr4 as forwarding input
33         else if ((imRn2==imRt4)&&(instrID2 == 3'b000)&&(instrMem4 == 3'b010))
34             HDSigA = 3'd2; //mem read Data from Pr4 as forwarding input
35         else if ((imRn2==imRd3)&&(instrID2 == 3'b000)&&(instrEx3 == 3'b000))
36             HDSigA = 3'd3; //ALUout from Pr3 as forwarding input
37         else if ((imRn2 == imRt5)&&(imRn2!=imRt4)&&(imRn2!=imRd3))
38             HDSigA = 3'd4;
39         else
40             HDSigA = 3'd0;
41
42         //=====
43         if ((imRm2==imRt4)&&(instrID2 == 3'b000)&&(instrMem4 == 3'b000))
44             HDSigB = 3'd1; //ALUout from Pr4 as forwarding input
45         else if ((imRm2==imRt4)&&(instrID2 == 3'b000)&&(instrMem4 == 3'b010))
46             HDSigB = 3'd2; //mem read Data from Pr4 as forwarding input
47         else if ((imRm2==imRd3)&&(instrID2 == 3'b000)&&(instrEx3 == 3'b000))
48             HDSigB = 3'd3; //ALUout from Pr3 as forwarding input
49         //indicate ID2 is not load
50         else if ((imRm2 == imRt5)&&(imRm2!=imRt4)&&(imRm2!=imRd3)&&(instrID2 == 3'b000))
51             HDSigB = 3'd4;
52         else
53             HDSigB = 3'd0;
54     end
55 endmodule
56

```

Forwarding unit: built in Top level in EX-stage, stage3

```

177 //START Exstg-3=====STAGE-3 EX-3
178 //FORWARDING unit
179 wire [63:0] aluDataAin, aluDataBin;
180 assign aluDataAin = (hazDatAIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
181     (hazDatAIdEx==2)? memRdDataMemWb://data from mem read PR4 memWb
182     (hazDatAIdEx==3)? ALUoutExMem: rDataA1IdEx; //data from alu PR3 exMem
183 assign aluDataBin = (hazDatBIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
184     (hazDatBIdEx==2)? memRdDataMemWb://data from mem read PR4 memWb
185     (hazDatBIdEx==3)? ALUoutExMem: rDataB2IdEx; //data from alu PR3 exMem
...

```

Lab9DataHzd_top.v

C:/Users/chealyTahir/Desktop/classes Fall 2020/cecs530 Compt Architech Fall 2020/Lab8_LEGv8_Pipeline/Lab8/Lab

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 12/02/2020 10:22:42 PM
7  // Design Name:
8  // Module Name: Lab9DataHzd_top
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21 module Lab9DataHzd_top(clk, reset, imem_rd);
22
23     input clk, reset, imem_rd;
24
25     //internal signal
26     wire [31:0] imem_out_wire;
27     wire [63:0] pc_out_wire;
28     wire [63:0] branch_addr_wire;
29     wire Zero_wire , Branch_wire ;
30     //START==IFstg_1=====STAGE_1
31     InstructionMem1 INSTRUCTION_MEM_unit(
32         .clk(clk),
33         .reset(reset),
34         .imem_rd(imem_rd),
35         .imem_out(imem_out_wire),
36         .pc_out(pc_out_wire),
37         .is_branch(Branch_wire),
38         .branch_addr(branch_addr_wire),
39         .Zero(Zero_wire));

```

```

40
41 //START*F/ID pipeline register*****PIPELINE_1 IF/ID PR-1
42 wire [299:0] ifIdOut_wire;
43 wire [10:0] opCfieldIfId;
44 wire [31:0] imem_if_id;
45 wire [63:0] pc_if_id;
46 IF_ID_reg IF_ID_PR_unit(
47     .clk(clk),
48     .reset(reset),
49     .instr(imem_out_wire),
50     .pc(pc_out_wire),
51     .if_id_out(ifIdOut_wire));
52
53 assign opCfieldIfId = ifIdOut_wire[31:21];
54 assign imem_if_id = ifIdOut_wire[31:0];
55 assign pc_if_id = ifIdOut_wire[127:64];
56 //END*****END pipeline PR1-IF/ID PR-1
57
58 //START=IDstg_2=====STAGE_2, ID-2
59 wire Reg2Loc_wire, ALUSrc_wire, MemtoReg_wire, MemRead_wire;
60 wire RegWrite_wire, MemWrite_wire, ALUOp1_wire, ALUOp0_wire;
61 wire [4:0] imRtIfId, imRnIfId, imRmIfId, imRm_RtIfId; // rd_addr_2_wire;
62 wire [18:0] offset_addr;
63 wire [63:0] rd_data_1_wire, rd_data_2_wire, regDataA1, regDataB2;
64 wire [63:0] ALU_result_wire;
65 wire [63:0] SE_offset_addr;
66
67 wire [2:0] imOp3idEx;
68 wire [2:0] imOp4exMem; //Instr EX/MEM op 3-lsb from 11bits; 000-add, 010-load =====STAGE-2, ID-2
69 wire [4:0] imRd3idEx, imRt4exMem, imRt5MemWb; //Rt to compare in data haz unit in ID stage; 1 cycle ahead
70
71 wire regWrMemWb, memToRegMemWb;
72 wire [4:0] imRtMemWb;
73 wire [63:0] mem_rd_data_wire;
74 wire [63:0] wrDataWb, ALUoutExMem, ALUoutMemWb, memRdDataMemWb;
75
76 InstructionDecoder INSTRUCTION_ID_unit(
77     .Opcode(opCfieldIfId),
78     .Reg2Loc(Reg2Loc_wire),
79     .ALUSrc(ALUSrc_wire),
80     .MemtoReg(MemtoReg_wire),
81     .RegWrite(RegWrite_wire),
82     .MemRead(MemRead_wire),
83     .MemWrite(MemWrite_wire),
84     .Branch(Branch_wire),
85     .ALUOp1(ALUOp1_wire),
86     .ALUOp0(ALUOp0_wire));
87
88 //Hazard Detection unit
89 wire [2:0] instrOpinIfId; //=====STAGE-2, ID-2
90 wire [2:0] hazDatAifId, hazDatBifId; //output signals from IF/ID
91 assign instrOpinIfId = opCfieldIfId[2:0]; //input 3-lsb instruction opcode; 000-add, 010-load
92 assign imRtIfId = imem_if_id[4:0]; //Rt, destination address
93 assign imRnIfId = imem_if_id[9:5]; //Rn address used in HDetector, ID-2
94 assign imRmIfId = imem_if_id[20:16]; //Rm address used in HDetector, ID-2
95 HazDetector HAZDETECTOR_unit( //=====STAGE-2, ID-2
96     .instrID2(instrOpinIfId),
97     .instrEx3(imOp3idEx),
98     .instrMem4(imOp4exMem),
99     .imRn2(imRnIfId), //Rn in ID-2 [9:5]
100     .imRm2(imRmIfId), //Rm in ID-2 [20:16]
101     .imRt5(imRt5MemWb), //Rt from stage 5: WB-5
102     .imRt4(imRt4exMem), //Rt from stage 4: MEM-4 stage
103     .imRd3(imRd3idEx), //Rd from stage 3: Ex-3 stage
104     .HDSigA(hazDatAifId), //output signal data haz A
105     .HDSigB(hazDatBifId); //output signal data haz B

```



```

105 //Register file
106 wire [4:0] regRdAddrA1, regRdAddrB2;
107 assign regRdAddrA1 = imRnIfId;
108 assign regRdAddrB2 = imRm_RtIfId;
109 registersFile REGFILE_unit(
110     .clk(clk),
111     .reset(reset),
112     .wr_en(regWrMemWb),
113     .wr_addr(imRtMemWb),
114     .wr_data(wrDataWb),
115     .rd_addr_1(regRdAddrA1),
116     .rd_addr_2(regRdAddrB2), //Rm
117     .rd_data_1(rd_data_1_wire),
118     .rd_data_2(rd_data_2_wire));
119 //1. Reg2Loc==1, Rt[4:0] //for laod address load Rt, offset[Rn]
120 //0. Reg2Log==0, Rm[20:16] //for Add Rm Add Rd, Rn, Rm
121 assign imRm_RtIfId = (Reg2Loc_wire)? imem_if_id[4:0] : imem_if_id[20:16];
122 //Rt or Rd[4:0] // Rm[20:16]
123 //check if it is branch instruction
124 assign offset_addr = (Branch_wire)? imem_if_id[23:5] : {10'b0, imem_if_id[20:12]};
125 assign SE_offset_addr = {45'b0, offset_addr};
126 assign regDataA1 = rd_data_1_wire;
127 assign regDataB2 = rd_data_2_wire;

131 //ID_EX pipeline register*****PIPELINE_2
132 wire [289:0] idExIn_wire, idExOut_wire; //281 bits +3+3+3 == 290 bits
133 wire [2:0] hazDatAIdEx, hazDatBIdEx; //output signals from IF/ID[287:284]
134 wire [2:0] instrOpinIdEx; //input 3-lsb instruction opcode; 000-add, 010-load [283:281]
135 wire reg2IdEx, aluSrcIdEx, aluOp1IdEx, aluOp0IdEx, regWrIdEx; //[280:277]
136 wire memToRegIdEx, brIdEx, memRdIdEx, memWrIdEx; //[276:272]
137 wire [10:0] opCFieldIdEx; //[271:261] 11-bit
138 wire [63:0] pcIdEx, SE_AddrIdEx; //[260:197], [196:133]
139 wire [4:0] imRtIdEx; //[132:128]
140 wire [63:0] rDataA1IdEx, rDataB2IdEx; //[127:64], [63:0]
141 wire [63:0] brAddrIdEx;
142 ID_EX_reg ID_EX_PR_unit ( //PR2, ID/Ex pipeline reg*****P Register_2
143     .clk(clk),
144     .reset(reset),
145     .idExIn({10'b0, idExIn_wire}),
146     .idExOut(idExOut_wire)
147 );
148 assign idExIn_wire = {hazDatAifId, hazDatBifId, instrOpinIfId, // [289:281] 2, 2, 3-bits
149     Reg2Loc_wire, ALUSrc_wire, ALUOp1_wire, ALUOp0_wire, // [280:277]
150     RegWrite_wire, MemtoReg_wire, Branch_wire, MemRead_wire, MemWrite_wire, // [276:272]
151     imem_if_id[31:21], pc_if_id, SE_offset_addr, // [271:261] 11-bit, [260:197], [196:133]
152     imem_if_id[4:0], rd_data_1_wire, rd_data_2_wire }; // [132:128], [127:64], [63:0]
153 assign hazDatAIdEx = idExOut_wire[289:287]; //hazardA signal from ID/EX 3-bit
154 assign hazDatBIdEx = idExOut_wire[286:284]; //hazardB signal from ID/EX 3-bit
155 assign instrOpinIdEx = idExOut_wire[283:281]; //Instr ID/EX op 3-lsb from 11bits; 000-add, 010-load
156 assign reg2IdEx = idExOut_wire[280];
157 assign aluSrcIdEx = idExOut_wire[279];
158 assign aluOp1IdEx = idExOut_wire[278];
159 assign aluOp0IdEx = idExOut_wire[277];
160 assign regWrIdEx = idExOut_wire[276];
161 assign memToRegIdEx = idExOut_wire[275];
162 assign brIdEx = idExOut_wire[274];
163 assign memRdIdEx = idExOut_wire[273];
164 assign memWrIdEx = idExOut_wire[272];
165 assign opCFieldIdEx = idExOut_wire[271:261]; //11 bits
166 assign pcIdEx = idExOut_wire[260:197]; //64 bits
167 assign SE_AddrIdEx = idExOut_wire[196:133]; //64 bits
168 assign imRtIdEx = idExOut_wire[132:128]; //5 bits
169 assign rDataA1IdEx = idExOut_wire[127:64];
170 assign rDataB2IdEx = idExOut_wire[63:0];

```



```

171 //branch signal
172 assign branch_addr_wire = (brIdEx)? (SE_AddrIdEx << 2): 64'b0;
173 assign brAddrIdEx = pcIdEx + branch_addr_wire;
174 //END ID_EX pipeline register*****END PR-2 ID/EX-2
175
176
177 //START Exstg-3=====STAGE-3 EX-3
178 //FORWARDING unit
179 wire [63:0] aluDataAin, aluDataBin;
180 assign aluDataAin = (hazDatAIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
181 (hazDatAIdEx==2)? memRdDataMemWb://data from mem read PR4 memWb
182 (hazDatAIdEx==3)? ALUoutExMem: rDataA1IdEx; //data from alu PR3 exMem
183 assign aluDataBin = (hazDatBIdEx==1)? ALUoutMemWb: //data from alu PR4 memWb
184 (hazDatBIdEx==2)? memRdDataMemWb://data from mem read PR4 memWb
185 (hazDatBIdEx==3)? ALUoutExMem: rDataB2IdEx; //data from alu PR3 exMem
186
187 //ALU unit
188 ALUwithControls1 ALUwithCONTROL_unit(
189 .addr_cal(aluSrcIdEx),
190 .ALU_SE_addr(SE_AddrIdEx),
191 .rd_data_1(aluDataAin), //dt from FW unit
192 .rd_data_2(aluDataBin), //dt from FW unit
193 .ALU_op({aluOp1IdEx, aluOp0IdEx}),
194 .Opcode_field(opCFieldIdEx), //input
195 .ALU_out(ALU_result_wire), //output 64 bits
196 .Zero(Zero_wire)); //output 1 bit
197 assign imRd3IdEx = imRtIdEx; //Rd3 address to use in ID-2 stage
198 assign imOp3IdEx = instrOpinIdEx;
199 //END=====END stg_3 EX

```

```

201 //START=Ex_Mem*****PIPELINE-3 EX/MEM-3
202 wire [205:0] exMemIn_wire, exMemOut_wire; //203 + 3 == 206 bits
203 wire [2:0] instrOpinExMem; //Instr EX/MEM op 3-lsb from 11bits; 000-add, 010-load [205:203]
204 wire [63:0] brAddrExMem, rDataB2ExMem; //[202:139], [127:64], [63:0]
205 wire regWrExMem, memToRegExMem, brExMem, memRdExMem, memWrExMem, ZeroExMem; //[138:133]
206 wire [4:0] imRtExMem; //[132:128]
207 Ex_Mem_reg EX_MEM_PR_unit ( //PR3, Ex/Mem pipeline reg*****PIPELINE-3 EX/MEM-3
208 .clk(clk),
209 .reset(reset),
210 .exMemIn({94'b0, exMemIn_wire}),
211 .exMemOut(exMemOut_wire));
212 assign exMemIn_wire = {instrOpinIdEx, brAddrIdEx, //205:203, [202:139]
213 regWrIdEx, memToRegIdEx, brIdEx, memRdIdEx, memWrIdEx, Zero_wire, //[138:133]
214 imRtIdEx, ALU_result_wire, rDataB2IdEx }; //[132:128], [127:64], [63:0]
215 assign instrOpinExMem = exMemOut_wire[205:203]; //Instr EX/MEM op 3-lsb from 11bits; 000-add, 010-load
216 assign brAddrExMem = exMemOut_wire[202:139]; //64 bits
217 assign regWrExMem = exMemOut_wire[138];
218 assign memToRegExMem = exMemOut_wire[137];
219 assign brExMem = exMemOut_wire[136];
220 assign memRdExMem = exMemOut_wire[135];
221 assign memWrExMem = exMemOut_wire[134];
222 assign ZeroExMem = exMemOut_wire[133];
223 assign imRtExMem = exMemOut_wire[132:128]; //5 bits
224 assign ALUoutExMem = exMemOut_wire[127:64];
225 assign rDataB2ExMem = exMemOut_wire[63:0];
226 //END Ex_Mem*****END*****EX/MEM-3
227
228
229 //START=MEM-4=====START-4 MEM-4
230 DataMem DataMem_unit(
231 .clk(clk),
232 .reset(reset),
233 .mem_wr(memWrExMem),
234 .mem_rd(memRdExMem),
235 .mem_addr(ALUoutExMem[7:0]),
236 .wr_data(rDataB2ExMem), //store, write to mem
237 .rd_data(mem_rd_data_wire); //load, write to register
238 assign imRt4exMem = imRtExMem; //Rt4 to use in ID-2 stage
239 assign imOp4exMem = instrOpinExMem; //instrOp 3-lsb to use in ID-2 stage
240 //END=====END-4=====MEM-4

```

```

242
243 //START*Mem_WB pipeline register*****PIPELINE-4
244 wire [134:0] memWbIn_wire, memWbOut_wire; //135 bits
245 //Pipeline_4, Mem/WB
246 MEM_WB_reg MEM_WB_PR_unit ( //*****PR4, Mem/Wb pipeline reg
247     .clk(clk),
248     .reset(reset),
249     .memWbIn({165'b0, memWbIn_wire}),
250     .memWbOut(memWbOut_wire));
251 assign memWbIn_wire = {regWrExMem, memToRegExMem, imRtExMem, //[134:133], [132:128]
252     ALUoutExMem, mem_rd_data_wire}; //[127:64], [63:0]
253
254 assign regWrMemWb = memWbOut_wire[134];
255 assign memToRegMemWb = memWbOut_wire[133];
256 assign imRtMemWb = memWbOut_wire[132:128]; //write back address
257 assign ALUoutMemWb = memWbOut_wire[128:64]; //aluout reslut
258 assign memRdDataMemWb = memWbOut_wire[63:0]; //mem read data
259
260 //START--WBstg_5=====STAG-5
261 assign wrDataWb = (memToRegMemWb)? memRdDataMemWb : ALUoutMemWb;
262 assign imRt5MemWb = imRtMemWb;
263 endmodule
264

```