XADC-Analog to Digital Convertor

CECS 561 April 9, 2021Julie Kim

Agenda

- 1.Introduction to XADC
- 2.XADC hardware design
- 3.SDK software design flow
- 4. Challenges, implementation and solutions
- 5. Future work
- 6.References

XADCps Documentation


XADC—Analog to Digital Convertor

- 10-bit, 200-KSPS (kilo samples per second) Analog-to-Digital Converter (ADC)
- Monitoring of on-chip supply voltages and temperature
- 1 dedicated differential analog-input pair and 16 auxiliary differential analog-input pairs
- Automatic alarms based on user defined limits for the on-chip supply voltages and temperature
- Automatic Channel Sequencer, programmable averaging, programmable acquisition time for the external inputs, unipolar or differential input selection for the external inputs
- Optional interrupt request generation

Zybo Z7-10



XADCps BLOCK DIAGRAM



Reading Digital Value from Status Registers

- The ADC conversion data is stored in dedicated registers called status registers.
- These registers are accessible through the FPGA interconnect using a 16-bit synchronous read and write port called dynamic reconfiguration port (DRP)
- To allow access to the status register from FPGA logic design, the XADC must be instantiated.
- This mean instantiate XADCps in PL by using Dynamic Reconfiguration Port(DRP).

RESET

CONVST

CONVSTCLK

VAUXP[15:0]

VAUXNI15:01

CONTROL

and CLOCK

External

Analog

Inputs

Figure 1-3: XADC Primitive Ports

MUXADDR[4:0]

CHANNEL[4:0]

JTAGMODIFIED

JTAGBUSY

EOC EOS

BUSY JTAGLOCKED STATUS


X17017-110017

XADC Instantiation Example

- sw is the input from the the led.
- clk is signal from Zyan 7000
- There are four auxiliary analog input: vauxp15, vauxp14, vauxp7, vauxp6/
 - channel out is the address of each of the four status registers
- data is the digit value correspond to the oltage input of the duxiliary analog input


```
xadc wiz 0 XLXI 7 (
    .daddr in
                  (Address in),
    .dclk in
                  (clk),
    .den in
                  (enable & |sw),
    .di in
                  (0),
    .dwe in
                  (0),
    .busy out
                  (),
    .vauxp15
                  (xa p[2]),
    .vauxn15
                  (xa n[2]),
                  (xa p[0]),
    .vauxp14
    .vauxn14
                  (xa n[0]),
                  (xa p[1]),
    .vauxp7
    .vauxn7
                  (xa n[1]),
    .vauxp6
                  (xa p[3]),
    .vauxn6
                  (xa n[3]),
    .do out
                  (data),
    .vp in
                  (vp in),
                  (vn in),
    .vn in
    .eoc out
                  (enable),
    .channel out (channel out),
    .drdy out
                  (ready)
);
```

//XADC Instantiation



Hardware Implementation Voltage Input Conversion

- Source 3.3 v from Zybo z7 board and supply to the voltage divider circuit
- The circuit uses a chain of 1 Kohm resisters in series with two parallel 47 Kohm tied to the 3V3 and GDN to create 0 to 1V.



JK1 Julie Kim, 4/6/2019


LED Brightness by PWM Value

- The voltage value is converted into the digital value. Read the digital value from the status register which is done in hardware design
- Compare the output digital value to the floor value given as 4070 in decimal

```
//LED PWM
integer pwm end 4070
//filter out tiny pois part of signal to achieve zero at ground
assign shifted data0 = (data0 >> 4) & 12'hff0;
assign shifted data1 = (data1 >> 4) & 12'hff0;
assign shifted data2 = (data2 >> 4) & 12'hff0;
assign shifted data3 = (data3 >> 4) & 12'hffp
integer pwm count = 0;
                                           The led is on as long as the
//Pwm the data to show the voltage level
                                           pwm count < digital output
always @ (posedge (S AXI ACLK)) begin
                                                     value
   if (pwm count < pwm end) begin
       pwm count = pwm count+1;
   end
   else begin
       pwm count=0;
   end
end
//leds are active high
assign led[0] = (sw req[0] == 1'b0) ? 1'b0 :
                                        (pwm count < shifted data0
                                                                 1'b1 : 1'b0);
assign led[1] = (sw reg[1] == 1'b0) ? 1'b0 :
                                        pwm count < shifted datal ?
                                                                 1'b1 : 1'b0);
assign led[2] = (sw reg[2] == 1'b0) ? 1'b0 :
                                        pwm count < shifted data2 ?
                                                                 1'b1 : 1'b0);
assign led[3] = (sw reg[3] == 1'b0) ? 1'b0 :
                                        pwm count < shifted data3 ? 1'b1 : 1'b0);
```


SDK Software Design Flow

- Read dip switch value from board either to turn on or off the led
- The 0 or 1 value sent to the switch slave register of the user logic module in the custom IP.
- led turns on or off accordingly
- The software code just loop through while (1) { ... }
- The brightness of the led depends on the input voltage, either 3.3 volt, 1 volt, 0.9 volt, 0.6 volt or 0.4 volt.
- The higher the voltage, the larger the digital value
- PWM counter output more pulses make led brighter as digital value is higher



Current Result

- This is the result of our custom ip. We use the instantiation of XADC and access the digital value through DRP (Dynamic Reconfiguration Port)
- We read the voltage value from board input ports, convert to digital value, drive the PWM of led all in hardware design in PL
- The brightness of led result merely from our hardware custom ip in PL.
- The SDK software platform only handle the input value of switches




Challenges and Solution

- The example project from Digilent only givesus the functionality of the demo. e.g. the brightness of the led and switches to turn on and off the led.
- We do not have the block design diagram to implement the project both in PS and PL. We have to create our own block design diagram.
- We follow lab1 through lab 4 examples of how to create the Zyqn 7000 processor ip in PS, one XGPIO ip (the switches) in PL
- We design one custom IP name it as XADC_custom_ip by following lab3 and lab4
- XADC_custom_ip reads 4 analog inputs from the voltage divider circuit, connected to XADC instance to convert input voltage to digital value
- XADC_custom_ip than read the digital value through status register, output the PWM value to control the brightness of the leds.
- The switches is to turn on or off the led


Challenges and Solution

- We don't have the xadc_wizard, which is the ip provided by Vivado.
- We instantiate the xadc_wizard in our design and read the status registers through the Dynamic Reconfiguration Port (DRP).



XADC_wizard Example

- Read the status registers by using the read data function provided in the .h file
- In our project we need to read from vaux6, vaux7, vaux14, vaux15
- The example project is reading from vaux0, vaux1, vaux2 and vaux3




Future Plan

- We want to incorporate the vivado xadc_wizard into our project
- Vivado xadc_wizard uses access the status register not by the DRP port (Dynamic Reconfiguration Port).
- We can have two separated IPs as xadc_wizad and our XADC_custom_ip. We don't need to instantiate xadc instance in our custom ip.
- We can access the status register through SDK software platform by calling the function XSysMon_GetAdcData(SysMonInstPtr, address); to read the raw voltage value from analog input.
- We convert the digital value to analog voltage by calling function as: XsysMon_RawToVoltage(data);
- We want to use a potentiometer to control the brightness of led in real time.
- Another plan is we want to use the digital value to control an animation.
- VGA animation output to the monitor

VGA Port

- 18 programmable logic pins to create VGA output port.
- The digital-to-analog conversion is done using R-2R resistor circuit.
- The VGA display to create 32 and 64 analog signal levels red, blue, green VGA signals.
- The video color signals is between 0v and 0.7v



VGA Logic

```
vga red <= h cntr reg(5 downto 2) when (active = '1' and ((h cntr reg < 512 and v cn
             (others=>'1')
                                   when (active = '1' and ((h cntr reg < 512 and not(
             (others=>'1')
                                  when (active = '1' and ((not(h cntr reg < 512) and
                                         (not(h cntr reg < 512) and (v cntr reg(8) =
             (others=>'0');
vga blue <= h cntr reg(5 downto 2) when (active = '1' and ((h cntr reg < 512 and v c
             (others=>'1')
                                    when (active = '1' and ((h cntr reg < 512 and not
             (others=>'1')
                                    when (active = '1' and ((not(h cntr reg < 512) an
                                          (not (h cntr reg < 512) and (v cntr reg(8) =
             (others=>'0');
vga green <= h cntr reg(5 downto 2) when (active = '1' and ((h cntr reg < 512 and v
             (others=>'1')
                                     when (active = '1' and ((h cntr reg < 512 and no
             (others=>'1')
                                     when (active = '1' and ((not(h cntr reg < 512) a
                                           (not (h cntr reg < 512) and (v cntr reg(8)
             (others=>'0');
process (pxl clk)
begin
 if (rising edge (pxl clk)) then
    v sync dly reg <= v sync reg;
```

```
if (rising_edge(pxl_clk)) then
   v_sync_dly_reg <= v_sync_reg;
   h_sync_dly_reg <= h_sync_reg;
   vga_red_reg <= vga_red;
   vga_green_reg <= vga_green;
   vga_blue_reg <= vga_blue;
end if;
end process;</pre>
```

```
VGA_HS_O <= h_sync_dly_reg;
VGA_VS_O <= v_sync_dly_reg;
VGA_R <= vga_red_reg;
VGA_G <= vga_green_reg;
VGA_B <= vga_blue_reg;</pre>
```






Figure 10. VGA horizontal synchronization.


VGA Current Result



Pmod VGA Output

- This is the usage of Pmod VGA connected to the Zybo Z7's Pmod port.
- A bouncing box and black, white, and multiple colors of bars are display on a connected VGA monitor.
- The Pmod VGA is controlled by the Zybo through Pmod port JC and JD
- The screen resolution is configure through HDL code.
- Current is 1080p
- Devices: Pmod VGA, and VGA Monitor and cable





References:

- https://reference.digilentinc.com/learn/programmable-logic/tutorials/zybo-xadc-demo/start
- https://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf
- https://www.xilinx.com/support/documentation/ip_documentation/xadc_wiz/v3_3/pg091-xadc-wiz.pdf
- file:///C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3/doc/html /api/index.html
- https://reference.digilentinc.com/learn/programmable-logic/tutorials/github-demos/start
- https://reference.digilentinc.com/reference/pmod/pmodvga/start
- https://reference.digilentinc.com/learn/programmable-logic/tutorials/zybo-z7-pmod-vgademo/start
- https://github.com/Digilent/Zybo-Z7-10-Pmod-VGA/releases/tag/2016.4-2
- https://github.com/Digilent/Zybo-Z7-10-Pmod-VGA?ga=2.93914781.1807014336.1554410949-423883057.1550577685