III.Verilog Implementation/Design/Verification:

- A. Source Code of Top Level:
 - 1. Top Level for MIPS Processor:

```
1 'timescale lns / lps
2 /************************** C E C S 4 4 0 ***********************
3 *
 4 * File Name: Lab6 MCU TopLevel.v
5 * Project: CECS 440 Senior Project Customized MIPS Processor
 6 * Designer: Juie Kim
   * Email:
               chealy ljh@yahoo.co.uk
   * Rev. No.: Version 1.0
8
   * Rev. Date: November 28, 2017
9
10
11
    * Purpose: Top Level containing 5 modules: Instruction Unit, MCU, Intgr DP,
               Data Memory and IO Memory modules connect to from one module to
12
               another to allow data flow
13
14 * Notes:
                N/A
15
   16
17 module Lab6 MCU TopLevel(clk, rst);
        input clk, rst; //system inputs
18
19
        //internal wire
20
        wire
              c_wire, v_wire, n_wire, z_wire, intr_wire, int_ack_wire;
21
22
        wire
                [1:0] Mem wr Sel wire;
               [31:0] se 16 wire, ALU_OUT_wire, intgr_D_OUT_wire, DY_wire;
23
        wire
        wire [31:0] PC out wire, IR out wire, dMem D out wire, ioMem D out wire;
wire [31:0] pc mux out wire, mem wr D in;
24
25
        wire [4:0] s_addr_wire, t_addr_wire, d_addr_wire;
26
27
       wire [4:0] Flags to DP wire;
28
                      FS wire, shift_amount_wire;
29
       wire [4:0]
               [2:0] Y Sel wire;
30
       wire [1:0] D Sel wire, pc sel wire;
31
32
       wire
                        pc ld wire, pc inc wire, ir ld wire;
                        im_cs_wire, im_rd_wire, im_wr_wire;
       wire
33
                        D En wire, S Sel wire, T Sel wire, HILO 1d wire, flg wb Sel wire;
34
        wire
                         dm cs wire, dm rd wire, dm wr wire;
35
        wire
```

```
35
         wire
                            dm cs wire, dm rd wire, dm wr wire;
         wire
                            io cs wire, io rd wire, io wr wire;
36
37
         //Assignmeng for PC Mux
38
         assign pc mux out wire = (pc sel wire == 0) ?
39
40
                                     {PC out wire + {se 16 wire[29:0], 2'b00}}:
41
                                     (pc sel wire == 1) ?
                                     {PC out wire[31:28], IR out wire[25:0], 2'b00}:
42
                                     (pc sel wire == 2) ? ALU OUT wire : 32'h0;
43
44
45
          Intruction Unit instrct unit (
```

```
44
          Intruction Unit instrct unit (
45
46
                      .clk(clk), .rst(rst),
                      .pc ld(pc ld wire), .pc inc(pc inc wire),
47
48
                      .im cs(im cs wire), .im wr(im wr wire), .im rd(im rd wire),
49
                      .ir ld(ir ld wire),
                      .PC in(pc mux out wire), .D In(), .PC out(PC out wire),
50
51
                      .SE 16(se 16 wire),
52
                      .IR out (IR out wire));
53
         MCU
                  mcu (
54
                     .clk(clk), .rst(rst), .intr(intr_wire),
55
                     .c(c_wire), .n(n_wire), .z(z_wire), .v(v_wire),
56
                     .IR(IR out wire),
57
                     .int ack(int ack wire),
58
59
                     .FS(FS wire),
                     .SA(shift amount wire),
60
                     .pc_sel(pc_sel_wire), .pc_ld(pc_ld_wire), .pc_inc(pc_inc_wire),
61
                     .ir ld(ir ld wire),
62
63
                     .im cs(im cs wire), .im rd(im rd wire), .im wr(im wr wire),
                     .D En(D En wire), .D Sel(D Sel wire),
64
                     .S Sel(S Sel wire), .T Sel(T Sel wire),
65
                     .HILO ld(HILO ld wire), .Y Sel(Y Sel wire),
66
                     .Mem wr Sel (Mem wr Sel wire), .flg wb Sel (flg wb Sel wire),
67
68
                     .dm_cs(dm_cs_wire), .dm_rd(dm_rd_wire), .dm_wr(dm_wr_wire),
                     .io_cs(io_cs_wire), .io_rd(io_rd_wire), .io_wr(io_wr_wire),
69
                     .Flags to DP(Flags to DP wire));
70
71
          //Assignming for D Addr
72
73
          assign d addr wire = (D Sel wire == 0) ? IR out wire[15:11] :
74
                                 (D Sel wire == 1) ? IR out wire[20:16] :
                                 (D_Sel_wire == 2) ? 5'd31
75
                                 (D Sel wire == 3) ? 5'd29
76
77
                                                    IR out wire[15:11];
78
79
          //Assignment for S Addr and T Addr
          assign s addr wire = IR out wire[25:21];
80
          assign t_addr_wire = IR_out_wire[20:16];
81
82
          ---
```

```
s addr wire = IR out wire[25:21];
            assion
 80
           assign t_addr_wire = IR_out wire[20:16];
 81
 82
           //Selection input for DY between data from I/O mem or dmMem
 83
           assign DY_wire = (io_cs_wire == 1)? ioMem_D_out_wire :dMem_D_out_wire;
 84
 85
                              intgr p2 (
 86
           Intgr Path 2
                        .clk(clk), .reset(rst),
 87
 88
                        .DT (se 16 wire),
                        .DY(DY_wire), .DFlag({27'b0, Flags to DP wire}), //Flgs to DP wire = 5'b
 89
                        .Mem wr Sel (Mem wr Sel wire), .flg wb Sel (flg wb Sel wire),
 90
                        .PC in (PC out wire),
 91
                        .D En (D En wire),
 92
                        .D Addr (d addr wire),
 93
                        .S Addr(s addr wire), .S Sel(S Sel wire),
 94
                        .T_Addr(t_addr_wire),
 95
                        .T Sel(T Sel wire),
 96
                        .FS(FS wire),
 97
                        .shift amount(shift amount wire),
 98
                        .HILO ld(HILO ld wire),
99
                        .Y Sel(Y Sel wire),
100
                        .C(c wire), .V(v wire), .N(n_wire), .Z(z_wire),
101
                        .ALU OUT (ALU OUT wire),
102
                        .D OUT (intgr D OUT wire));
103
104
105
           Data Memory
                              data mem (
106
                        .clk(clk), .rst(rst),
107
                        .dm cs(dm cs wire), .dm wr(dm wr wire), .dm rd(dm rd wire),
108
                        .Address(ALU OUT wire[11:0]),
109
                        .D in(intgr D OUT wire), .D Out(dMem D out wire));
110
           IO Memory
                              io mem (
111
112
                        .clk(clk), .rst(rst),
113
                        .intr(intr wire), .int ack(int ack wire),
114
                        .io cs(io cs wire), .io wr(io wr wire), .io rd(io rd wire),
115
                        .Address io (ALU OUT wire[11:0]),
116
                        .D in io(intgr D OUT wire), .D Out io(ioMem D out wire));
117
     endmodule
118
```

B. Source Code of Verilog modules:

2. Instruction Unit:

```
1 'timescale lns / lps
2 /*********************** CECS 440 ********************
3
   * File Name: Instruction Uniut.v
4
   * Project: CECS 440 Senior Project Customized MIPS Processor
5
   * Designer: Juie Kim
 6
   * Email:
               chealy ljh@yahoo.co.uk
7
   * Rev. No.: Version 1.0
8
   * Rev. Date: November 28, 2017
9
10
               Sub module Intruction Unit contains Program Counter register
11
12
               Intruction Memory and IR register to hold the instruction.
    * Notes:
13
              N/A
14
    15
16 module Intruction Unit (clk, rst, pc ld, pc inc, im cs, im wr, im rd, ir ld,
                      PC in, D In, PC out, SE 16, IR out);
17
```

```
module Intruction Unit (clk, rst, pc ld, pc inc, im cs, im wr, im rd, ir ld,
                          PC in, D In, PC out, SE 16, IR out);
17
18
          input clk, rst, im cs, im wr, im rd, pc ld, pc inc, ir ld;
19
                        [31:0] PC in, D In;
20
         output wire
                       [31:0] SE 16;
21
22
         output wire [31:0] PC out, IR out;
23
24
         //internal wires
25
         wire
                 [11:0]
                          Address wire;
                  [31:0] pc_out_wire, D_Out_wire, qOut_ir_wire;
26
27
28
          PC Program Counter pc cnter(
29
                     .clk(clk),
30
                      .rst(rst),
31
                      .pc ld(pc ld),
32
                      .pc inc(pc inc),
33
                      .pc in (PC in),
34
                      .pc out(pc out wire));
35
          //assign lower 12 bit of the pc_out as address to instrct mem
36
          assign Address_wire = pc_out_wire[11:0];
37
38
          assign PC out
                               = pc out wire;
39
          Instruction Memory instrct mem (
40
41
                      .clk(clk),
                      .rst(rst),
42
                      .im cs(im cs),
43
                      .im wr(im wr),
44
45
                      .im rd(im rd),
                      .Address (Address wire),
46
                     .D in (D In),
47
                     .D Out(D Out wire));
48
49
50
          IR Register
                       ir reg(
51
                     .clk(clk),
52
                      .rst(rst),
                      .load ir (ir ld),
53
54
                      .din ir (D Out wire).
                       .din ir (D Out wire),
54
                       .qOut ir (qOut ir wire));
55
56
57
          assign IR out = qOut ir wire;
58
          //Sign Extend 16 function
59
          assign SE 16 = {{16{qOut ir wire[15]}}, qOut ir wire[15:0]};
60
61
62 endmodule
63
```

3. Program Counter:

```
1 'timescale lns / lps
2 /*********************** CECS 440 *******************
3 *
    * File Name: PC Program Counter.v
   * Project: CECS 440 Senior Project Customized MIPS Processor
5
    * Designer: Juie Kim
6
    * Email:
                chealy ljh@yahoo.co.uk
7
8 * Rev. No.: Version 1.0
9 * Rev. Date: November 5, 2017
10
11 * Purpose: Sub module loadable register to, 32 bit to interface with the
12 *
               Instruction memory module. It has the control to increament
                the output by 4 if needed.
13
14 * Notes:
               N/A
15
16
17 module PC Program Counter(clk, rst, pc ld, pc inc, pc in, pc out);
18
19
     input clk, rst;
     input pc_ld, pc_inc;
20
             [31:0] pc in;
21
     input
     output [31:0] pc out;
22
23
24
    reg [31:0] pc out;
25
    always @(posedge clk, posedge rst)
26
27
        if (rst)
           pc out <= 32'h0;
28
29
        else
           case ({pc ld, pc inc})
30
              2'b00: begin
31
32
                pc out = pc out;
33
              end
34
              2'b01: begin
35
                pc_out = pc_out + 4;
              end
36
37
              2'bl0: begin
38
                pc out = pc in;
39
              end
                  pc_out = pc in;
38
39
               end
                2'bll: begin
40
41
                  pc out = pc out;
42
          endcase //end case statement
43
44 endmodule
45
```

4. Instruction Memory

```
/************************* C E C S 4 4 0 **********************
   3
       * File Name: Instruction Memory.v
   4
       * Project: CECS 440 Senior Project Customized MIPS Processor
   5
       * Designer: Juie Kim
   6
       * Email:
                   chealy ljh@yahoo.co.uk
       * Rev. No.: Version 1.0
   8
   9
       * Rev. Date: November 5, 2017
  10
       * Purpose: Sub module memory module of a 4096x8 byte addressable memory
  11
                    big endian format which has chip select, read and write
  12
                    control.
  13
  14
       * Notes:
                   N/A
  15
  16
     module Instruction_Memory(clk, rst, im_cs, im_wr, im_rd, Address, D_in, D_Out);
  17
           input clk, rst, im cs, im wr, im rd;
  18
                    [11:0] Address;
           input
  19
           input [31:0] D in;
  20
  21
           output [31:0] D Out;
  22
                    [7:0] ir Mem [0:4096]; //1K memory byte addressable
  23
  24
           //writing to ir Memory is synchronous
  25
           always @(posedge clk, posedge rst)
  26
  27
              if (rst)
                 ir Mem[Address] <= ir Mem[Address];
  28
  29
              else if (im cs==1 && im wr==1) begin
  30
                 ir Mem[Address + 0] <= D in[31:24];
  31
                 ir Mem[Address + 1] <= D in[23:16];
  32
                 ir Mem[Address + 2] <= D in[15:8];
  33
  34
                 ir Mem[Address + 3] <= D in[7:0];
  35
                 end
  36
  37
              else
  38
                  ir Mem[Address[11:0]] <= ir Mem[Address[11:0]];</pre>
 39
37
              else
                 ir Mem[Address[11:0]] <= ir Mem[Address[11:0]];</pre>
38
39
           //reading from jl Mem is asynchronous
40
           assign D Out = (im cs==1 && im rd==1) ?
41
                           {ir Mem[Address + 0], ir Mem[Address + 1],
42
43
                            ir Mem[Address + 2], ir Mem[Address + 3]} : D Out;
44
   endmodule
45
```

5.IR Register:

```
1 'timescale lns / lps
2 /******************** CECS 4 4 0 *********************
3
    * File Name: IR Intrct Mem Register.v
4
    * Project: CECS 440 Senior Project Customized MIPS Processor
5
    * Designer: Juie Kim
 6
7
    * Email:
               chealy ljh@yahoo.co.uk
    * Rev. No.: Version 1.0
8
    * Rev. Date: November 5, 2017
9
10
   * Purpose: Sub module loadable register, 32 bit to interface with the
11
               Instruction memory module. It has the loadable control to
12
13
               load intruction 32 bit from the Instruction Memory module
14
    * Notes:
               N/A
15
    16
17 module IR Register(clk, rst, load ir, din ir, qOut ir);
18
19
        input
              clk, rst, load ir;
20
       input [31:0] din ir;
       output [31:0] qOut ir;
21
22
23
      reg [31:0] qOut ir;
24
       always @(posedge clk, posedge rst)
25
           if (rst)
26
             gOut ir <= 32'h0;
27
28
           else if (load ir)
             qOut ir <= din ir;
29
30 endmodule
```

6. Interger Datapath:

```
1 'timescale lns / lps
2 /*********************** C E C S 4 4 0 ********************
3 *
4 * File Name: Intgr Path 2.v
   * Project: CECS 440 Senior Project Customized MIPS Processor
5
   * Designer: Juie Kim
 6
    * Email:
               chealy ljh@yahoo.co.uk
7
    * Rev. No.: Version 1.0
8
9 * Rev. Date: Novembee 28, 2017
10
  * Purpose: Top level to tight ALU, two loadagle registers, and four
11
              register used as pipelining, and output result throught
12
               the ALU OUT
13
   * Notes:
               N/A.
14
15
   16
17 module Intgr Path 2(clk, reset, DT, DY, DFlag, Mem wr Sel, flg wb Sel,
                        PC in, D En, D Addr, S Addr, S Sel,
18
                         T Addr, T Sel, FS, shift amount, HILO ld, Y Sel,
19
                         C, V, N, Z, ALU OUT, D OUT);
20
21
```

```
21
     input
22
                           clk, reset, D En, T Sel, S Sel, HILO ld, flg wb Sel;
23
     input
                   [1:0] Mem wr Sel;
                   [2:0] Y Sel;
24
     input
                    [4:0] D Addr, S Addr, T Addr, FS, shift amount;
25
     input
     input
                   [31:0] DY, DT, PC in, DFlag;
26
27
     output wire
                           C, V, N, Z;
      output wire [31:0] ALU OUT, D OUT;
28
29
     //declaring internal wires
30
                    [31:0] S_output, T_output, Y_hi, Y_lo, HI_out, LO_out;
31
      wire
                           load hi, load lo;
32
33
     //internal wires for four pipelining registers
34
                C wire, V wire, N wire, Z wire;
35
      wire
                   [4:0] S Addr wire;
36
      wire
                   [31:0] RS_output, RT_output, ALU_Out_output, D_in_output;
      wire
37
                   [31:0] T MUX output;
38
      wire
39
      //selection to load into HI and LO registers
40
      assign load hi = (HILO ld)? 1:0;
41
      assign load lo = (HILO ld)? 1:0;
42
43
44
      //selection for T MUX and S Addr
      assign T MUX output = (T Sel == 1)? DT : T output;
45
      assign S Addr wire = (S Sel == 1)? 5'd29 : S Addr;
46
47
      //Assign Flags input from D in to each flag output when writing back to
48
49
      //Flags register in the MCU
       assign \{C, V, N, Z\} = (flg wb Sel == 1)?
50
                            {ALU OUT[3], ALU OUT[2], ALU OUT[1], ALU OUT[0]} :
51
                            {C_wire, V_wire, N_wire, Z_wire};
52
53
54
       RS register
                     rs rg(
55
                        .clk(clk),
                        .rst(reset),
56
57
                        .din(S output),
                        .qOut(RS output));
58
59
59
        RT register
 60
                       rt rg(
 61
                          .clk(clk),
 62
                           .rst (reset),
                           .din(T MUX output),
 63
                           .qOut(RT output));
 64
 65
 66
        ALU OUT reg
                       alu out rg(
                           .clk(clk),
 67
 68
                           .rst(reset),
 69
                           .din(Y lo),
                           .qOut(ALU Out output));
 70
```

```
Julie Kim
 70
                               .qOut(ALU Out output));
 71
          D in register d in rg(
 72
                               .clk(clk),
 73
                               .rst(reset),
 74
 75
                               .din(DY),
 76
                               .qOut(D in output));
 77
 78
         regfile32
                           reg_file(
                               .clk(clk),
 79
 80
                               .rst(reset),
                               .D (ALU OUT) ,
 81
                               .S Addr (S Addr wire),
 82
                              .T Addr (T Addr),
 83
                               .D Addr (D Addr),
 84
                               .D_En(D_En),
 85
                               .S(S output),
 86
                               .T(T output));
 87
 88
         ALU 32bit
                           ALU 32bit (
 89
 90
                               .Opcode (FS),
                               .shift amount (shift amount),
 91
                               .S(RS output),
 92
                               .T (RT output),
 93
                               .y hi(Y hi),
 94
                               .y_lo(Y_lo),
 95
                               .flg_c(C_wire),
 96
                               .flg_v(V_wire),
 97
 98
                              .flg n(N wire),
                               .flg z(Z wire));
 99
100
         HI Loadable Register HI ld reg(
101
102
                               .clk(clk),
                               .rst(reset),
103
                               .load hi (load hi),
104
                               .din hi(Y hi),
105
106
                               .qOut hi(HI out));
107
107
       LO_Loadable_Register LO_ld_reg(
108
                         .clk(clk),
109
                         .rst (reset),
110
                         .load lo(load lo),
111
                         .din lo(Y lo),
112
                         .qOut lo(LO out));
113
114
       //selection for Y MUX
115
       assign ALU OUT = (Y Sel == 0) ? ALU Out output :
116
                         (Y Sel == 1) ? HI out
117
                         (Y Sel == 2) ? LO out
118
                         (Y Sel == 3) ? D in output
119
120
                         (Y Sel == 4) ? PC in :
121
                         (Y Sel == 5) ? DFlag : ALU Out output;
122
       assign D OUT
                    = (Mem wr Sel == 1) ? DFlag :
123
124
                         (Mem wr Sel == 2) ? PC in :
125
                         (Mem wr Sel == 0) ? RT output : RT output;
126
127
    endmodule
129
```

7. RS_Registger

```
`timescale lns / lps
 2 /*********************** C E C S 4 4 0 ********************
 3
    * File Name: RS register.v
 4
               CECS 440 Senior Project Customized MIPS Processor
    * Project:
 5
    * Designer: Juie Kim
 6
              chealy_ljh@yahoo.co.uk
    * Email:
 7
    * Rev. No.: Version 1.0
 8
    * Rev. Date: November 28,
                          2017
9
10
    * Purpose: Sub module to store data fromt he S Addr register and as an
11
               input to ALU as to do operation needed
12
    * Notes:
               N/A.
13
14
    15
16 module RS register(clk, rst, din, qOut);
17
18
     input clk, rst;
     input [31:0] din;
19
     output [31:0] qOut;
20
21
           [31:0] qOut;
22
     reg
23
     always @(posedge clk, posedge rst)
24
25
       if (rst)
26
          qOut <= 32'h0;
27
        else
28
          gOut <= din;
29 endmodule
30
```

8.RT_Register:

```
`timescale lns / lps
2 /********************** C E C S 4 4 0 ********************
3
   * File Name: RT register.v
   * Project: CECS 440 Senior Project Customized MIPS Processor
5
    * Designer: Juie Kim
   * Email:
             chealy ljh@yahoo.co.uk
   * Rev. No.: Version 1.0
8
9
   * Rev. Date: November 28, 2017
10
   * Purpose: Sub module to store data fromt he T Addr register and as an
11
              input to ALU as to do operation needed
12
  * Notes:
13
              N/A.
14
   16 module RT register(clk, rst, din, qOut);
17
18
     input
            clk, rst;
19
    input
            [31:0] din;
20
    output [31:0] qOut;
21
           [31:0] qOut;
22
    reg
23
24
     always @(posedge clk, posedge rst)
25
       if (rst)
          qOut <= 32'h0;
26
27
        else
28
          qOut <= din;
29 endmodule
30
```

9.ALU_Out Register:

```
'timescale lns / lps
2 /********************** C E C S 4 4 0 ********************
3 *
4 * File Name: ALU OUT reg.v
    * Project: CECS 440 Senior Project Customized MIPS Processor
5
    * Designer: Juie Kim
6
    * Email: chealy_ljh@yahoo.co.uk
* Rev. No.: Version 1.0
7
   * Rev. Date: Novembr 28, 2017
9
10
   * Purpose:
              Sub module to store data from the ALU operation output from
11
                y lo port and to be output to the ALU OUT
12
   * Notes:
               N/A.
13
14
   15
16 module ALU_OUT_reg(clk, rst, din, qOut);
17
     input clk, rst;
18
     input [31:0] din;
output [31:0] qOut;
    input
19
20
21
22
     reg
             [31:0] qOut;
23
     always @(posedge clk, posedge rst)
24
25
        if (rst)
26
           qOut <= 32'h0;
27
        else
           qOut <= din;
28
29 endmodule
```

10. D_in Register:

```
1 'timescale lns / lps
2 /*********************** C E C S 4 4 0 ********************
3
    * File Name: D_in.v
4
    * Project:
              Lab Assignment 6
5
    * Designer: Juie Kim
6
    * Email:
               chealy_ljh@yahoo.co.uk
7
    * Rev. No.: Version 1.0
8
    * Rev. Date: Novemger 5, 2017
9
10
    * Purpose: Sub module to store the low 32-bit input and output D in
11
               register for the purpose of output to ALU OUT
12
    * Notes:
               N/A.
13
14
    15
16 module D in register(clk, rst, din, qOut);
17
     input clk, rst;
18
19
     input
            [31:0] din;
20
     output [31:0] qOut;
21
22
            [31:0] qOut;
     reg
23
    always @(posedge clk, posedge rst)
24
25
       if (rst)
          qOut <= 32'h0;
26
        else
27
          qOut <= din;
28
29 endmodule
30
```

11.Register File:

```
1 'timescale lns / lps
2 /******************* CECS 440 ******************
3
 4 * File Name: regfile32.v
 5 * Project: CECS 440 Senior Project Customized MIPS Processor
   * Designer: Juie Kim
 6
    * Email: chealy_ljh@yahoo.co.uk
7
    * Rev. No.: Version 1.0
8
  * Rev. Date: Novemger 28, 2017
9
10
11 * Purpose: Designing a dual port 32 x 32 register file. The
12
               register file is used to read data from and write
               data to
13
    * Notes:
               N/A
14
15
    16
17 module regfile32(clk, rst, D, S Addr, T Addr, D Addr, D En, S, T);
    input
                     clk, rst, D En;
18
19
    input
               [31:0] D;
               [4:0] S Addr, T Addr, D Addr;
20
     input
21
    output
               [31:0] S, T;
22
               [31:0] reg mem [0:31]; //32 register each 32 bit long
23
    reg
24
    always @(posedge clk, posedge rst)
25
       if (rst)
26
          reg_mem[0] <= 32'h0;
27
       else if (D En == 1 && D Addr != 0)
28
          reg mem [D Addr] <= D;
29
30
       else
31
          reg mem[D Addr] = reg mem[D Addr];
32
              S = reg mem[S Addr];
33
     assign
      assign
               T = reg mem[T Addr];
34
35 endmodule
36
```

12.ALU_32 Module:

```
1 | timescale lns / lps
2 /********************** C E C S 4 4 0 ********************
3 *
 4 * File Name: ALU 32bit.v
 5
    * Project: CECS 440 Senior Project
    * Designer: Juie Kim
 6
                 chealy ljh@yahoo.co.uk
    * Email:
    * Rev. No.: Version 1.0
 8
    * Rev. Date: November 28, 2017
 9
10
    * Purpose: Top level of three sub module, designed to output the result
11
12
                 and the four flags of c, v, n, and z.
13
     * Notes:
                N/A
14
15
16
17
   module ALU 32bit (Opcode, shift_amount, S, T, y_hi, y_lo, flg_c,
18
                   flg_v, flg_n, flg_z);
19
20
                   [4:0] Opcode, shift amount;
      input
21
      input
                  [31:0] S;
22
      input
                   [31:0] T;
      output wire [31:0] y_hi;
23
      output wire [31:0] y lo;
24
                          flg_c, flg_v, flg_n, flg_z;
25
      output wire
26
      //declaring internal wires
27
28
      wire mlt n, mlt z, div n, div z, mip c, mip v, mip n, mip z;
      wire bar c, bar v;
29
      wire [63:32] remndr, mlt hi;
30
      wire [31:0] quotn, mlt lo, mip lo, bar lo;
31
32
      //Instantiate the divide multiply and mip modules
33
      BARRELSHIFT 32
                     barrel shift 32(
34
               .Opcode (Opcode),
35
               .Shmt(shift amount),
36
               .SData(S), .TData(T), .y_lo(bar_lo),
37
               .c(bar c), .v(bar v));
38
39
39
       MPY 32 MPY 32 (
40
41
                 .Opcode (Opcode) ,
42
                 .SData(S), .TData(T),
                 .y hi(mlt hi), .y lo(mlt lo));
43
44
       DIV 32 DIV 32 (
45
                 .Opcode (Opcode) ,
46
                 .SData(S), .TData (T),
47
                 .y_hi(remndr), .y_lo(quotn));
48
49
       MIP 32 MIP 32 (
50
51
                .Opcode (Opcode),
                 .SData(S), .TData(T), .y_lo(mip_lo),
52
53
                 .c (mip_c), .v(mip_v));
```

```
.SData(S), .TData(T), .y lo(mip lo),
52
53
                .c (mip_c), .v(mip_v));
54
       //equate the signal out of the multiply and divide module
55
56
       //and set the negative and zero flag the the internal wire
       //of each module of multiply and divide accordingly
57
                          = (Opcode == 5'hlE)? mlt hi[63]:1'bx;
       assign mlt n
58
       assign div_n
                           = (Opcode == 5'h1F)? quotn[31] :1'bx;
59
                           = (Opcode == 5'hlE)? ~(|{mlt hi, mlt lo}):1'b1;
60
       assign mlt z
                           = (Opcode == 5'h1F)? ~(|{remndr, quotn}):1'b1;
61
       assign div z
62
      //equate the output of the multiply and divide to the actual
63
       //output of the top level, y hi and y lo
64
       assign {y_hi, y_lo} = (Opcode == 5'hlE)
                                                   ? {mlt hi, mlt lo}:
65
66
                              (Opcode == 5'hlF)
                                                   ? {remndr, quotn} :
                             ((Opcode == 5'h0C)||
67
68
                              (Opcode == 5'h0D) | |
                                                   ? {32'b0, bar_lo} : {32'b0, mip_lo};
69
                             (Opcode == 5'h0E))
70
       //equate the all four flags from the internal wires
71
       //to the actual output of the top level, flg_c, flg_v, flg_n, flg_z
72
73
       assign flg_c = ((Opcode == 5'h0C) || (Opcode == 5'h0D)
                                            || (Opcode == 5'h0E)) ? bar c : mip c;
74
75
       assign flg v = ((Opcode == 5'h0C) || (Opcode == 5'h0D)
76
                                            || (Opcode == 5'h0E)) ? bar v : mip v;
77
78
       assign flg n = (Opcode == 5'hlE) ? mlt n :
79
80
                        (Opcode == 5'hlF) ? div n :
                     ((Opcode == 5'h0C)||
81
82
                      (Opcode == 5'h0D) | |
                       (Opcode == 5'hOE)) ? bar_lo[31] : mip_lo[31];
83
84
       assign flg z = (Opcode == 5'hlE) ? mlt z :
85
                        (Opcode == 5'hlF) ? div z :
86
                     ((Opcode == 5'h0C)||
87
88
                      (Opcode == 5'h0D) | |
                       (Opcode == 5'h0E)) ? ~(|bar_lo) : ~(|mip_lo);
89
90 endmodule
```

13. Barrel Shift Module:

```
timescale lns / lps
                     (******** CECS 440 ******************
3
    * File Name: BARRELSHIFT 32.v
4
 5
    * Project:
                CECS 440 Senior Project Customized MIPS Processor
    * Designer:
                Jule Kim
 6
                chealy ljh@yahoo.co.uk
    * Rev. No.:
8
                Version 1.0
9
    * Rev. Date: November 28, 2017
10
    * Purpose:
                Sub module designed to calculate the multiplication and
11
12
                assign the 64 bit output to proper output data bus
13
    * Notes:
                N/A
14
15
    16
17
   module BARRELSHIFT 32 (Opcode, Shmt, SData, TData, y lo, c, v);
18
      input
              [4:0]
                     Opcode, Shmt;
19
20
      input
              [31:0]
                    SData, TData;
21
22
      output
              [31:0] y_lo;
      output
23
                     C, V;
24
      rea
              [31:0]
                     y_lo;
25
      reg
                      c, v;
```

```
always @(*) begin
 27
 28
             c = 0;
              v = 0;
 29
              case({Opcode, Shmt})
 30
 31
           *BARREL SHIFT LEFT LOGICAL 32
 32
 33
                 {5'h0C, 5'd1}: {c, y_lo} = {TData[31], {TData[30:0], 1'b0}};
 34
                                                                                                             //SLL 1
                                       {c, y_lo} = {TData[30], {TData[29:0], 2'b0}};
[c, y_lo] = {TData[29], {TData[28:0], 3'b0]};
                  {5'h0C, 5'd2}:
 35
                 [5'h0C, 5'd3]:
 36
                  {5'h0C, 5'd4}:
                                       {c, y_lo} = {TData[28], {TData[27:0], 4'b0}};
                                                                                                             //SLL 4
 37
                  {5'h0C, 5'd5}:
                                       {c, y_lo} = {TData[27], {TData[26:0], 5'b0}};
                                                                                                             //SLL 5
 38
                 {5'h0C, 5'd6}: {c, y_lo} = {TData[26], {TData[25:0], 6'b0}};
                                                                                                             //SLL 6
 39
                                       {c, y_lo} = {TData[25], {TData[24:0], 7'b0}};
 40
                  {5'h0C, 5'd7}:
                 {5'h0C, 5'd8}:
                                       {c, y_lo} = {TData[24], {TData[23:0], 8'b0}};
 11
                 {5'h0C, 5'd9}: {c, y_lo} = {TData[23], {TData[22:0], 9'b0}};
{5'h0C, 5'd10}: {c, y_lo} = {TData[22], {TData[21:0], 10'b0}};
                                                                                                             //SLL 9
 42
 43
                                                                                                             //SLL 10
                {5'h0C, 5'dll}: {c, y_lo} = {TData[21], {TData[20:0], 11'b0}};
                                                                                                             //SLL 11
                 {5'h0C, 5'd12}:
{5'h0C, 5'd13}:
                                       {c, y_lo} = {TData[20], {TData[19:0], 12'b0}};
 45
                                                                                                             //SLL
                                       {c, y_lo} = {TData[19], {TData[18:0], 13'b0}};
                                                                                                             //SLL 13
 46
                 {5'h0C, 5'd14}: {c, y_lo} = {TData[18], {TData[17:0], 14'b0}};
                                                                                                             //SLL_14
 47
                  {5'h0C, 5'd15}:
                                       {c, y_lo} = {TData[17], {TData[16:0], 15'b0}};
                                                                                                             //SLL
 48
                {5'h0C, 5'd16}: {c, y_lo} = {TData[16], {TData[15:0], 16'b0}};
 49
                 {5'h0C, 5'd17}: {c, y_lo} = {TData[15], {TData[14:0], 17'b0}}; 
{5'h0C, 5'd18}: {c, y_lo} = {TData[14], {TData[13:0], 18'b0}};
                                                                                                             //SLL 17
 50
 51
                                                                                                             //ST.T. 18
                 {5'h0C, 5'd19}: {c, y_lo} = {TData[13], {TData[12:0], 19'b0}};
 52
                                                                                                             //SLL 19
                  {5'h0C, 5'd20}:
                                       {c, y_lo} = {TData[12], {TData[11:0], 20'b0}};
 53
                {5'h0C, 5'd21}: {c, y_lo} = {TData[11], {TData[10:0], 21'b0}};
                                                                                                             //SLL 21
 54
                {5'hOC, 5'd22}: {c, y_lo} = {TData[10], {TData[9:0], 22'b0}};

{5'hOC, 5'd23}: {c, y_lo} = {TData[9], {TData[8:0], 23'b0}};

{5'hOC, 5'd24}: {c, y_lo} = {TData[8], {TData[8:0], 23'b0}};

{5'hOC, 5'd25}: {c, y_lo} = {TData[7], {TData[6:0], 25'b0}};
                                                                                                             //SLL_22
 55
                                                                                                             //SLL
 56
 57
                                                                                                             //SLL 24
                 {5'h0C, 5'd25}: {c, y_lo} = {TData[7], {TData[6:0], 25'b0}};
{5'h0C, 5'd26}: {c, y_lo} = {TData[6], {TData[5:0], 26'b0}};
                                       {c, y_lo} = {TData[7],
 58
                                                                                                             //SLL
                                                                                                             //SLL 26
 59
                 {5'hOC, 5'd27}: {c, y_lo} = {TData[5], {TData[4:0], 27'b0}};
{5'hOC, 5'd28}: {c, v_lo} = {TData[4], {TData[3:0], 28'b0}};
{5'hOC, 5'd29}: {c, y_lo} = {TData[3], {TData[2:0], 29'b0}};
 60
                                                                                                             //SLL_27
 61
                                                                                                             //SLL 28
 62
                  {5'hOC, 5'd30}: {c, y_lo} = {TData[2], {TData[1:0], 30'b0}};
{5'hOC, 5'd31}: {c, y_lo} = {TData[1], {TData[0], 31'b0}};
                                                                                                             //SLL 30
 63
                                                                                                             //SLL 31
 64
 UU.
         /***********
 67
         *BARREL SHIFT RIGHT LOGICAL 32 bit
 68
          69
                {5'h0D, 5'd1}: {c, y_lo} = {TData[0], {1'b0, TData[31:1]}};
                                                                                                            //SRL 1
 70
                {5'hoD, 5'd2}: {c, y_lo} = {IData[0], {l'b0, TData[31:1]}};

{5'hoD, 5'd2}: {c, y_lo} = {TData[1], {2'b0, TData[31:2]}};

{5'hoD, 5'd3}: {c, y_lo} = {TData[2], {3'b0, TData[31:3]}};

{5'hoD, 5'd4}: {c, y_lo} = {TData[3], {4'b0, TData[31:4]}};

{5'hoD, 5'd5}: {c, y_lo} = {TData[4], {5'b0, TData[31:5]}};

{5'hoD, 5'd6}: {c, y_lo} = {TData[5], {6'b0, TData[31:6]}};

{5'hoD, 5'd7}: {c, y_lo} = {TData[6], {7'b0, TData[31:7]}};
 71
                                                                                                            //SRL_2
 72
                                                                                                            //SRL
 73
                                                                                                            //SRL 4
 74
                                                                                                            //SRL_5
 75
                                                                                                            //SRL
                                                                                                            //SRL_7
 76
                {5'hOD, 5'd8}: {c, y_lo} = {TData[7], {8'bO, TData[31:8]}}; {5'hOD, 5'd9}: {c, y_lo} = {TData[8], {9'bO, TData[31:9]}}; {5'hOD, 5'dlO}: {c, y_lo} = {TData[9], {10'bO, TData[31:10]}};
 77
                                                                                                            //SRL_8
 78
                                                                                                            //SRL
                                                                                                            //SRL 10
 79
                 {5'h0D, 5'dll}: {c, y_lo} = {TData[10], {11'b0, TData[31:11]}};
 80
                                                                                                            //SRL_11
                                       {c, y_lo} = {TData[11], {12'b0, TData[31:12]}};
                 {5'h0D, 5'd12}:
 81
                                                                                                            //SRL
                {5'hOD, 5'dl3}: {c, y_lo} = {TData[12], {13'b0, TData[31:13]}};
 82
                                                                                                            //SRL 13
                 {5'h0D, 5'd14}: {c, y_lo} = {TData[13], {14'b0, TData[31:14]}};
                                                                                                            //SRL_14
 83
                 {5'h0D, 5'd15}:
                                       {c, y_lo} = {TData[14], {15'b0, TData[31:15]}};
                                                                                                                    15
 84
                                                                                                            //SRL
                                      {c, y_lo} = {TData[15], {16'b0, TData[31:16]}};
                 {5'h0D, 5'd16}:
                                                                                                            //SRL 16
 85
                {5'h0D, 5'd17}:
                                      {c, y_lo} = {TData[16], {17'b0, TData[31:17]}};
                                                                                                            //SRL_17
 86
                                       {c, y_lo} = {TData[17], {18'b0, TData[31:18]}};
 87
                 {5'h0D, 5'd18}:
                                                                                                            //SRL
                {5'h0D, 5'd19}:
                                      {c, y_lo} = {TData[18], {19'b0, TData[31:19]}};
 88
                                                                                                            //SRL 19
                 {5'h0D, 5'd20}:
                                      {c, y_lo} = {TData[19], {20'b0, TData[31:20]}};
                                                                                                            //SRL_20
 89
                 {5'h0D, 5'd21}:
                                       {c, y_lo} = {TData[20], {21'b0, TData[31:21]}};
 90
                                                                                                            //SRL
                                                                                                                    21
                 {5'h0D, 5'd22}:
                                      {c, y_lo} = {TData[21], {22'b0, TData[31:22]}};
 91
                                                                                                            //SRL 22
                {5'h0D, 5'd23}:
                                      {c, y_lo} = {TData[22], {23'b0, TData[31:23]}};
                                                                                                            //SRL_23
 92
                 {5'h0D, 5'd24}:
                                       {c, y_lo} = {TData[23], {24'b0, TData[31:24]}};
                                                                                                            //SRL 24
 93
                {5'hOD, 5'd25}:
 94
                                      {c, y_lo} = {TData[24], {25'b0, TData[31:25]}};
                                                                                                            //SRL 25
                 {5'h0D, 5'd26}:
                                      {c, y_lo} = {TData[25], {26'b0, TData[31:26]}};
                                                                                                            //SRL 26
 95
                 {5'h0D, 5'd27}:
                                       {c, y_lo} = {TData[26], {27'b0, TData[31:27]}};
 96
                                                                                                            //SRL 27
                 {5'h0D, 5'd28}:
 97
                                      {c, y_lo} = {TData[27], {28'b0, TData[31:28]}};
                                      {c, y_lo} = {TData[28], {29'b0, TData[31:29]}};
{c, y_lo} = {TData[29], {30'b0, TData[31:30]}};
                 {5'h0D, 5'd29}:
                                                                                                            //SRL_29
 98
                 {5'h0D, 5'd30}:
                                                                                                            //SRL
 99
                                                                                                                    30
                 {5'h0D, 5'd31}: {c, y_lo} = {TData[30], {31'b0, TData[31]}};
                                                                                                            //SRL 31
100
101
```

```
101
          /**********
102
103
          *BARREL SHIFT RIGHT ARITHMATIC 32
104
                 (5'hOE, 5'd1):
                                   \{c, y_{0}\} = \{TData[0],
                                                                 { TData[31],
                 {5'h0E, 5'd2}: {c, y_lo} = {TData[1],
                                                                {{2{TData[31]}}, TData[31:2]}};
                                                                                                            //SRA 2
106
                 {5'h0E, 5'd3}:
                                   {c, y_lo} = {TData[2],
107
                                                                {{3{TData[31]}}, TData[31:3]}};
                                                                                                            //SRA 3
108
                 {5'h0E, 5'd4}: {c, y_lo} = {TData[3],
                                                                {{4{TData[31]}}, TData[31:4]}};
                                                                                                            //SRA 4
                 {5'h0E, 5'd5}:
                                   {c, y_lo} = {TData[4],
109
                                                                {{5{TData[31]}},
                                                                                     TData[31:5]}};
                                                                                                            //SRA 5
                                   (c, y_lo) - (TData[5],
                 {5'h0E, 5'd6}:
                                                                {{6{TData[31]}},
                                                                                      TData[31:6]}};
                                                                                                            //SRA 6
110
                                   {c, y_lo} = {TData[6],
111
                 {5'h0E, 5'd7}:
                                                                {{7{TData[31]}},
                                                                                      TData[31:7]}};
                                                                                                            //SRA
                 {5'h0E, 5'd8}: {c, y_lo} = {TData[7],
112
                                                                {{8{TData[31]}},
                                                                                      TData[31:8]};
                                                                                                            //SRA 8
                                    {c, y_lo} = {TData[8],
                 {5'h0E, 5'd9}:
                                                                {{9{TData[31]}},
                                                                                      TData[31:9]};
                                                                                                            //SRA 9
113
                 {5'h0E, 5'd10}: {c, y_lo} = {TData[9],
114
                                                                {{10{TData[31]}}, TData[31:10]}};
                                                                                                            //SRA_10
115
                 {5'h0E, 5'dll}: {c, y_lo} = {TData[10], {{ll{TData[31]}}, TData[31:11]}};
                                                                                                            //SRA 11
                 (5'h0E, 5'd12): (c, y_lo) = (TData[11], ((12(TData[31])), TData[31:12]));
116
                                                                                                            //SRA_12
117
                 {5'h0E, 5'd13}: {c, y_lo} = {TData[12], {{13{TData[31]}}, TData[31:13]}};
                                                                                                            //SRA 13
                 (5'h0E, 5'd14): (c, y_lo) = (TData[13], ({14(TData[31])}, TData[31:14]});
118
                                                                                                            //SRA_14
                 {5'hOE, 5'd15}: {c, y_lo} = {TData[14], {{15{TData[31]}}, TData[31:15]}};
119
                                                                                                            //SRA 15
                 {5'hOE, 5'd16}: {c, y_lo} = {TData[15], {{16{TData[31]}}}, TData[31:16]}};
                                                                                                            //SRA_16
120
                 (5'hOE, 5'd17): (c, y_lo) = (TData[16], ({17{TData[31]}}), TData[31:17]});
121
                                                                                                            //SRA 17
                 {5'hOE, 5'dl8}: {c, y_lo} = {TData[17], {{18{TData[31]}}}, TData[31:18]}};
                                                                                                            //SRA_18
122
                 {5'h0E, 5'd19}: {c, y_lo} = {TData[18], {{19{TData[31]}}, TData[31:19]}};
123
                                                                                                            //SRA_19
                 (5'h0E, 5'd20): (c, y_lo) = (TData[19], ({20(TData[31])}, TData[31:20])); (5'h0E, 5'd21): (c, y_lo) = (TData[20], ({21(TData[31])}, TData[31:21]));
                                                                                                            //SRA
124
                                                                                                            //SRA 21
125
                 {5'h0E, 5'd22}: {c, y_lo} = {TData[21], {{22{TData[31]}}}, TData[31:22]}};
{5'h0E, 5'd23}: {c, y_lo} = {TData[22], {{23{TData[31]}}}, TData[31:23]}};
                                                                                                            //SRA 22
126
                                                                                                            //SRA 23
127
                 (5'hOE, 5'd24): (c, y_lo) = (TData[23], ({24(TData[31]}), TData[31:24]}); (5'hOE, 5'd25): (c, y_lo) = (TData[24], ({25(TData[31]}), TData[31:25]});
                                                                                                            //SRA 24
128
                                                                                                            //SRA_25
129
                 {5'hOE, 5'd26}: {c, y_lo} = {TData[25], {(26{TData[31]}), TData[31:26]}}; {5'hOE, 5'd27}: {c, y_lo} = {TData[26], {(27{TData[31]}), TData[31:27]}};
                                                                                                            //SRA 26
130
                                                                                                            //SRA 27
131
                 {5'h0E, 5'd28}: {c, y_lo} = {TData[27], {{28{TData[31]}}}, TData[31:28]}};
{5'h0E, 5'd29}: {c, y_lo} = {TData[28], {{29{TData[31]}}}, TData[31:29]}};
{5'h0E, 5'd30}: {c, y_lo} = {TData[29], {{30{TData[31]}}}, TData[31:30]}};
                                                                                                            //SRA 28
132
                                                                                                            //SRA 29
133
134
                 {5'h0E, 5'd31}: {c, y_lo} = {TData[30], {{31{TData[31]}}}, TData[31]}};
135
136
137
138 endmodule
```

14.MPY_32 Module:

```
'timescale lns / lps
1
                         ******* CECS 440 ****************
3
    * File Name: MPY 32.v
    * Project:
                 CECS 440 Senior Project Customized MIPS Processor
 5
 6
     * Designer:
                 Juie Kim
                  chealy ljh@yahoo.co.uk
7
    * Rev. No.:
                  Version 1.0
8
    * Rev. Date: November 28, 2017
9
10
    * Purpose:
                 Sub module designed to calculate the multiplication and
11
                  assign the 64 bit output to proper output data bus
12
13
    * Notes:
14
                 N/A
15
16
   module MPY 32 (Opcode, SData, TData, y hi, y lo);
17
                   [31:0] SData;
      input
18
       input
                   [31:0] TData;
19
20
      input
                    [4:0] Opcode;
      output reg [63:32] y_hi;
21
22
      output reg
                  [31:0] y lo;
23
24
      //declare internal wire to temperary hold the 64 bit output
25
                [63:0] result 64;
26
      //declare temperary integer variable
27
      integer tempA = 0;
28
                   tempB = 0;
29
      integer
30
       //transfer input data to the integer variable
31
       always @(*)
32
33
         begin
            tempA = SData;
34
            tempB = TData;
35
36
         end
37
38
       assign result_64 = tempA * tempB;
```

```
assign result 64 = tempA * tempB;
38
39
        //assign the 64 bit result to proper bit
40
41
        always @ (*)
       begin
42
           case (Opcode)
43
           5'hlE: begin
44
           y hi
                      = result 64[63:32];
45
           y_lo
                      = result 64[31:0];
46
47
           end
48
           endcase
49
        end
    endmodule
50
51
```

15. DIV Module:

```
1 | timescale lns / lps
 2 /********************** C E C S 4 4 0 ********************
 3 *
    * File Name: DIV 32.v
 4
 5
    * Project:
                 CECS 440 Senior Project Customized MIPS Processor
                Juie Kim
    * Designer:
 6
    * Email:
                chealy_ljh@yahoo.co.uk
 7
    * Rev. No.: Version 1.0
    * Rev. Date: November 28, 2017
 9
10
    * Purpose:
                 Sub module to calculate the divsion and assign the
11
                 output to a proper bits
12
13
14
    * Notes:
               N/A
1.5
16
   module DIV_32(Opcode, SData, TData, y_hi, y_lo);
17
             [31:0] SData;
     input
18
19
      input
                [31:0] TData;
20
     input
                  [4:0] Opcode;
     output reg [63:32] y hi;
21
22
      output reg [31:0] y_lo;
23
     //Declare temporay integer variable
24
                tempA, tempB;
25
     integer
26
      //save both input in the integer type variable
27
     always @(*)
28
29
         begin
30
           tempA = SData;
31
           tempB = TData;
         end
32
33
34
      //operating division and assign to proper bits
      always @ (*)
35
36
      begin
         case (Opcode)
37
         5'hlF: begin
38
         y_hi
               = tempA % tempB;
39
 36
          begin
  37
               case (Opcode)
               5'hlF: begin
  38
               y hi
                            = tempA % tempB;
  39
               y_lo
  40
                            = tempA / tempB;
  41
              end
               endcase
  42
  43
           end
  44
      endmodule
 45
```

16. MIP_32 Module:

```
'timescale lns / lps
 1
   2
 3
    * File Name: MIP 32.v
 4
 5
    * Project:
                CECS 440 Senior Project Customized MIPS Processor
    * Designer: Juie Kim
 6
    * Email:
                chealy ljh@yahoo.co.uk
 7
    * Rev. No.:
                Version 1.0
 8
    * Rev. Date: November 28, 2017
 9
10
11
    * Purpose: Sub module designed to operate unary operand and two
                operand. This a standard mip architecture operations
12
13
    * Notes:
14
                N/A
15
    16
   module MIP_32(Opcode, SData, TData, y_lo, c, v);
17
                [31:0] SData;
18
      input
                [31:0] TData;
19
      input
      input
                 [4:0] Opcode;
20
21
      output reg [31:0] y lo;
22
     output reg c, v;
23
     //internal wire to hold 33 bit of the result of the addition and
24
      //substruction
25
           [32:0] tempData;
26
      reg
27
      reg
                 [31:0] sd, td;
28
      //Declare temporay integer variable
29
      integer
               tempA, tempB;
30
31
32
      //parameter declaration
      parameter [4:0] Pass S = 5'h00,
33
                       Pass T = 5'h01,
34
35
                       ADD
                              = 5'h02,
                       ADDU
                            = 5'h03,
36
37
                       SUB
                              = 5'h04,
38
                       SUBU
                              = 5'h05,
39
                       SLT
                              = 5'h06,
                             = 5'h05,
                       SUBU
38
                              = 5'h06,
39
                       SLT
                             = 5'h07.
                       SLTH
40
                       AND
                              = 5'h08,
41
42
                       OR
                              = 5'h09,
                             = 5'hOA,
43
                       XOR
                       NOR
                              = 5'h0B,
44
                             = 5'h0C,
45
                       SLL
                             = 5'hOD,
46
                       SRL
47
                       SRA
                              = 5'h0E,
                              = 5'h0F,
                       INC
48
                             = 5'h10,
49
                       DEC
                       INC4
                             = 5'hll,
50
                             = 5'h12,
                       DEC4
51
                             = 5'h13,
                       ZEROS
52
53
                       ONES
                              = 5'h14,
                       SP INIT = 5'h15,
54
                             = 5'h16,
55
                       ANDI
56
                       ORI
                              = 5'h17,
                             = 5'h18,
                       XORI
57
                             = 5'h19,
58
                       LUI
59
                       MUL
                             = 5'hlE,
                             = 5'h1F;
                       DIV
60
```

```
61
         //save both input in the integer type variable
  62
  63
         always @(*)
            begin
  64
               tempA = SData;
  65
               tempB = TData;
  66
            end
  67
         //the assignment of each operation according to
  68
         //the opcode input
  69
  70
         always @(*)
         begin
  71
            c = 0;
  72
  73
           v = 0;
  74
            tempData = 33'h0000;
  75
           case (Opcode)
               Pass S:
  76
  77
                  begin
                     y_lo = SData;
  78
  79
                  end
  80
               Pass T:
  81
                 begin
  82
                     y lo = TData;
  83
               ADD:
  84
  85
                  begin
                     tempData = {1'b0, SData} + {1'b0, TData};
  86
                     y lo = tempData[31:0];
  87
  88
                     C
                              = tempData[32];
                     if (c == 0)
  89
                        v = 0;
  90
  91
                     else
  92
                        v = \sim tempData[32];
                  end
  93
  94
               SUB:
  95
                  begin
                     tempData = {1'b0, SData} - {1'b0, TData};
  96
                           = tempData[31:0];
  97
                     y lo
                              = tempData[32];
  98
                     C
                     if (c == 0)
  99
                     if (c == 0)
99
                        v = 0;
100
101
                      else
                        v = \sim tempData[32];
102
103
                  end
104
               ADDU:
105
                     tempData = {1'b0, SData} + {1'b0, TData};
106
                              = tempData[31:0];
107
                     y lo
                               = tempData[32];
108
                               = tempData[32];
109
                     V
110
                  end
111
               SUBU:
112
                      tempData = {1'b0, SData} - {1'b0, TData};
113
                              = tempData[31:0];
114
                     y lo
                               = tempData[32];
115
                     C
116
                     V
                               = tempData[32];
117
                  end
```

```
SLT:
118
                begin
119
                   if ((tempA < tempB) | | (tempA == tempB))
120
121
                      y lo = 1;
122
                   else
                      y_{10} = 0;
123
                 end
124
             SLTU:
125
126
                begin
                   if (SData < TData)
127
                      y_lo = 1;
128
129
                   else
                      y_{10} = 0;
130
                end
131
             AND:
132
133
                begin
                   y_lo = SData & TData;
134
135
             OR:
136
137
                begin
                  y_lo = SData | TData;
138
                end
139
             XOR:
140
                begin
141
                   y_lo = SData ^ TData;
142
                 end
143
             NOR:
144
145
                begin
146
                   y lo = ~(SData | TData);
147
             INC:
148
149
                begin
                   tempData = {1'b0, SData} + 1;
150
                   y lo = tempData[31:0];
151
                end
152
               DEC:
153
 154
                  begin
155
                     tempData = {1'b0, SData} - 1;
                              = tempData[31:0];
156
                      y lo
 157
                  end
 158
               INC4:
 159
                  begin
 160
                     tempData = {1'b0, SData} + 4;
                     y lo = tempData[31:0];
 161
 162
                   end
               DEC4:
 163
                  begin
 164
                     tempData = {1'b0, SData} - 4;
 165
                             = tempData[31:0];
                    y 10
 166
 167
                   end
               ZEROS:
 168
 169
                  begin
                     y_lo = 32'h0;
 170
 171
                  end
               ONES:
 172
 173
                  begin
                      y lo = 32'hFFFFFFF;
 174
                  end
175
```

```
176
              SP INIT:
177
                 begin
                    y_lo = 32'h3FC;
178
                 end
179
              ANDI:
180
                 begin
181
                    y_lo = (SData & {16'h0, TData[15:0]});
182
183
                 end
              ORI:
184
185
                 begin
                    y lo = (SData | {16'h0, TData[15:0]});
186
                 end
187
              XORI:
188
                 begin
189
                     y_lo = (SData ^ {16'h0, TData[15:0]});
190
                 end
191
              LUIT:
192
193
                 begin
                    y_lo = {TData[15:0], 16'h0};
194
195
                 end
196
           endcase
197
        end
198 endmodule
```

17.HILO ladable register:

```
1
    'timescale lns / lps
   /************************* C E C S 4 4 0 *******************
2
3
    * File Name: HI Loadable Register.v
 4
    * Project:
                CECS 440 Senior Project Customized MIPS Processor
5
 6
    * Designer: Juie Kim
7
    * Email:
                chealy ljh@yahoo.co.uk
    * Rev. No.:
8
                Version 1.0
    * Rev. Date: November 5, 2017
G
10
    * Purpose:
                Sub module to load the MSB 32-bit output from 32-bit ALU
11
12
                operations, store in the register to output MSB 32bit.
    * Notes:
                N/A
13
14
    15
   module HI Loadable Register(clk, rst, load hi, din hi, qOut hi);
16
17
18
      input
             clk, rst, load hi;
             [31:0]
                     din hi;
19
     input
20
     output
             [31:0]
                     qOut hi;
21
22
             [31:0] qOut hi;
     reg
23
24
     always @(posedge clk, posedge rst)
        if (rst)
25
26
           qOut hi <= 32'h0;
         else if (load hi)
27
           qOut hi <= din hi;
28
29 endmodule
```

```
'timescale lns / lps
   /**************************** C E C S 4 4 0 **********************
2
3
    * File Name: LO_Loadable_Register.v
4
    * Project: CECS 440 Senior Project Customized MIPS Processor
5
    * Designer: Juie Kim
6
    * Email: chealy ljh@yahoo.co.uk
7
   * Rev. No.: Version 1.0
9
   * Rev. Date: November 5, 2017
10
   * Purpose: Sub module to load the low 32-bit output from 32-bit ALU
11
12
                operations, store in the register to output LSB 32bit.
   * Notes:
13
               N/A.
14
    15
16 module LO_Loadable_Register(clk, rst, load_lo, din_lo, qOut_lo);
17
            clk, rst, load lo;
18
     input
            [31:0] din lo;
19
     input
     output [31:0] qOut lo;
20
21
     reg [31:0] qOut lo;
22
23
2.4
    always @(posedge clk, posedge rst)
25
        if (rst)
           qOut_lo <= 32'h0;
26
27
        else if (load lo)
28
           qOut lo <= din lo;
29 endmodule
```

18. Data Memory Module:

```
1 | timescale lns / lps
   /*********************** C E C S 4 4 0 *********************
 2
    *
 3
    * File Name: Data Memory.v
 4
                CECS 440 Senior Project Customized MIPS Processor
    * Project:
    * Designer: Juie Kim
 6
    * Email:
                chealy_ljh@yahoo.co.uk
    * Rev. No.: Version 1.0
 8
   * Rev. Date: November 28, 2017
 9
10
    * Purpose: Memory of 1K x 32-bit width. the total address is 1024 or 1K
11
               the width is 32-bit, which is asynchronous read and synchronous
12
                write with chip select to perform read and write
13
    * Notes:
               N/A
14
15
    16
17
   module Data Memory(clk, rst, dm cs, dm wr, dm rd, Address, D in, D Out);
18
19
        input
                         clk, rst, dm cs, dm wr, dm rd;
                  [11:0] Address;
        input
20
        input
                  [31:0] D in;
21
                  [31:0] D Out;
22
        output
23
        wire
                  [31:0] D Out;
24
                  [7:0] jl Mem [0:4095]; //lK memory byte addressable
25
26
        //writing to jl_Memory is synchronous
27
       always @(posedge clk, posedge rst)
28
         if (rst)
29
30
             jl Mem[Address] <= 8'b0;</pre>
```

```
27
          //writing to jl Memory is synchronous
          always @(posedge clk, posedge rst)
28
29
             if (rst)
                jl Mem[Address] <= 8'b0;
30
31
32
            else if (dm cs==1 && dm wr==1) begin
                jl Mem[Address + 0] <= D in[31:24];
33
                jl Mem[Address + 1] <= D in[23:16];
34
                jl Mem[Address + 2] <= D in[15:8];
35
                jl Mem[Address + 3] <= D in[7:0];
36
                end
37
38
39
             else
                j1_Mem[Address[11:0]] <= j1_Mem[Address[11:0]];
40
41
          //reading from jl Mem is asynchronous
42
43
          assign D Out = (dm cs==1 && dm rd==1) ?
44
                         {j1 Mem[Address + 0], j1 Mem[Address + 1],
45
                          jl Mem[Address + 2], jl Mem[Address + 3]} : D Out;
46 endmodule
47
```


19.I/O Memory Module:


```
1 'timescale lns / lps
   /************************ C E C S 4 4 0 *********************
3
    * File Name: Data Memory.v
                 CECS 440 Senior Project Customized MIPS Processor
    * Project:
    * Designer: Juie Kim
   * Email:
                 chealy ljh@yahoo.co.uk
   * Rev. No.: Version 1.0
 8
   * Rev. Date: November 28, 2017
9
10
    * Purpose: Memory of 1K x 32-bit width, the total address is 1024 or 1K
11
12
                 the width is 32-bit, which is asynchronous read and synchronous
                 write with chip select to perform read from IO module as INPUT and
13
                 write to IO module as OUPUT
14
   * Notes:
15
16
17
18 module IO Memory(clk, rst, intr, int ack, io cs, io wr, io rd, Address io, D in io, D Out io);
        input int ack;
19
        output reg intr;
20
21
22
        input
                          clk, rst, io cs, io wr, io rd;
23
        input
                   [11:0] Address io;
24
        input
                   [31:0] D in io;
25
        output
                   [31:0] D_Out_io;
26
        wire
                    [31:0] D_Out_io;
27
                   [7:0] ioMem [0:4095]; //1K memory byte addressable
28
        rea
29
30
         initial begin
          intr = 0;
31
32 //
            #1060
            #700
33
            intr = 1;
34
35
            @(posedge int ack)
              intr = 0;
36
37
        end
```

```
38
          //writing to jl Memory is synchronous
39
40
          always @(posedge clk, posedge rst)
             if (rst)
41
                ioMem[Address io] <= 8'b0;
42
43
44
             else if (io cs==1 && io wr==1) begin
                ioMem[Address io + 0] <= D in io[31:24];</pre>
45
                ioMem[Address_io + 1] <= D_in_io[23:16];
46
                ioMem[Address_io + 2] <= D_in_io[15:8];</pre>
47
                ioMem[Address io + 3] <= D in io[7:0];
48
                end
49
             else
50
                ioMem[Address io[11:0]] <= ioMem[Address io[11:0]];
51
52
53
          //reading from io Mem is asynchronous
          assign D Out io = (io cs==1 && io rd==1) ?
54
                         {ioMem[Address_io + 0], ioMem[Address_io + 1],
55
56
                          ioMem[Address io + 2], ioMem[Address io + 3]} : D Out io;
   endmodule
57
```


C. Memory Modules used for verification: Data memory and instruction memory used to test the processor

1. Data Memory Moduels:





```
dMem08 Fa17,dat - Notepad
                             dMem09_Fa17.dat - Notepad
                                                                      dMem10_Fa17.dat - Notepad
File Edit Format View Help
                            File Edit Format View Help
                                                                     File Edit Format View Help
              // Big Endia @0
00
                                           // Big Endian Format
                                                                     @0
                                                                                    // Big Endian Format
00 00 00 19
               // 0x00:03
                           00 04 09 11
                                           // 0x00:03 //word 00 =
                                                                     00 04 09 11
                                                                                    // 0x00:03 //word 00 = 264465
00 00 03 E8
               // 0x04:07
                           00 00 03 E8
                                           // 0x04:07 //word 01 =
                                                                    00 00 03 E8
                                                                                    // 0x04:07
                                                                                                //word 01 =
                                                                                                               1000
FF FF FF E7
               // 0x08:0B
                           FF FB F6 EF
                                           // 0x08:0B //word 02 = -FF FB F6 EF
                                                                                    // 0x08:0B
                                                                                                //word 02 = -264465
FF FF FC 18
               // 0x0C:0F
                            FF FF FC 18
                                           // 0x0C:0F
                                                       //word 03 =
                                                                     FF FF FC 18
                                                                                    // 0x0C:0F
                                                                                               //word 03 =
                                                                                                              -1000
00 00 61 A8
               // 0x10:13
                           00 00 01 08
                                           // 0x10:13 //word 04 =
                                                                     00 00 01 08
                                                                                    // 0x10:13
                                                                                               //word 04 =
                                                                                                                264
FF FF 9E 58
               // 0x14:17
                           00 00 01 D1
                                           // 0x14:17 //word 05 =
                                                                     00 00 01 D1
                                                                                    // 0x14:17
                                                                                                //word 05 =
                                                                                                                465
FF FF FF FF
              // 0x18:1B
                           FF FF FE F8
                                           // 0x18:1B //word 06 =
                                                                    FF FF FE F8
                                                                                    // 0x18:1B //word 06 =
                                                                                                               -264
00 00 00 07
              // 0x1C:1F
                           FF FF FE 2F
                                           // 0x1C:1F
                                                       //word 07 =
                                                                    FF FF FE 2F
                                                                                    // 0x1C:1F //word 07 =
00 00 00 08
              // 0x20:23
                           00 00 00 08
                                           // 0x20:23 //word 08 =
                                                                    00 00 00 08
                                                                                    // 0x20:23 //word 08 =
00 00 00 09
              // 0x24:27
                           00 00 00 09
                                           // 0x24:27 //word 09 =
                                                                    00 00 00 09
                                                                                    // 0x24:27
                                                                                                //word 09 =
00 00 00 0A
              // 0x28:2B
                                           // 0x28:2B //word 10 =
                           00 00 00 0A
                                                                    00 00 00 0A
                                                                                    // 0x28:2B //word 10 =
00 00 00 0B
              // 0x2C:2F
                            00 00 00 0B
                                           // 0x2C:2F
                                                       //word 11 =
                                                                    00 00 00 0B
                                                                                    // 0x2C:2F //word 11 =
00 00 00 0C
               // 0x30:33
                           00 00 00 OC
                                           // 0x30:33 //word 12 =
                                                                    00 00 00 OC
                                                                                    // 0x30:33
                                                                                               //word 12 =
00 00 00 0D
               // 0x34:37
                                           // 0x34:37 //word 13 =
                           00 00 00 0D
                                                                    00 00 00 0D
                                                                                    // 0x34:37
                                                                                                //word 13 =
00 00 00 OE
               // 0x38:3B
                            00 00 00 OE
                                           // 0x38:3B //word 14 =
                                                                                    // 0x38:3B //word 14 =
                                                                    00 00 00 0E
00 00 00 OF
               // 0x3C:3F
                           00 00 00 OF
                                           // 0x3C:3F
                                                       //word 15 =
                                                                    00 00 00 OF
                                                                                    // 0x3C:3F //word 15 =
@1CC
                            @1CC
                                                                     @1CC
AB CD EF 01
               // 0x1CC:1CF AB CD EF 01
                                           // 0x1CC:1CF
                                                                    AB CD EF 01
                                                                                    // 0x1CC:1CF
@3F8
                            03F8
                                                                     @3F8
00 00 00 00
              // 0x3F8:3FB 00 00 00 00
                                           // 0x3F8:3FB
                                                                    00 00 00 00
                                                                                    // 0x3F8:3FB
```



2. Instruction Memory:

