

Title			
Size	Number	Revision	
A4			
Date:	2016-09-27	Sheet	of
File:	D:\Data\SL-DPT100\PCB\Ethernet.SchDoc	By:	




1

2


3

4




U1A





PA0-WKUP(PA0)/USART2\_CTS/UART4\_TX/ETH\_MII CRS/TIM2\_CH1\_ETR/TIM5\_CH1/TIM8\_ETR/EVENTOUT/ADC123\_IN0/WKUP  
 PA1/USART2\_RTS/UART4\_RX/ETH\_RMII\_REF\_CLK/ETH\_MII\_RX\_CLK/TIM5\_CH2/TIM2\_CH2/EVENTOUT/ADC123\_IN1  
 PA2/USART2\_TX/TIM5\_CH3/TIM9\_CH1/TIM2\_CH3/ETH\_MDIO/EVENTOUT/ADC123\_IN2  
 PA3/USART2\_RX/TIM5\_CH4/TIM9\_CH2/TIM2\_CH4/OTG\_HS\_ULPI\_D0/ETH\_MII\_COL/EVENTOUT/ADC123\_IN3  
 PA4/SPI1\_NSS/SPI3\_NSS/USART2\_CK/DCMI\_HSYNC/OTG\_HS\_SOF/I2S3\_WS/EVENTOUT/ADC12\_IN4/DAC1\_OUT  
 PA5/SPI1\_SCK/OTG\_HS\_ULPI\_CK/TIM2\_CH1\_ETR/TIM8\_CHIN/EVENTOUT/ADC12\_IN5/DAC2\_OUT  
 PA6/SPI1\_MISO/TIM8\_BKIN/TIM13\_CH1/DCMI\_PIXCLK/TIM3\_CH1/TIM1\_BKIN/EVENTOUT/ADC12\_IN6  
 PA7/SPI1\_MOSI/TIM8\_CH1N/TIM14\_CH1/TIM3\_CH2/ETH\_MII\_RX\_DV/TIM1\_CH1N/RMII\_CRS\_DV/EVENTOUT/ADC12\_IN7  
 PA8/MCO1/USART1\_CK/TIM1\_CH1/I2C3\_SCL/OTG\_FS\_SOF/EVENTOUT  
 PA9/USART1\_TX/TIM1\_CH2/I2C3\_SMBA/DCMI\_D0/EVENTOUT/OTG\_FS\_VBUS  
 PA10/USART1\_RX/TIM1\_CH3/OTG\_FS\_ID/DCMI\_D1/EVENTOUT  
 PA11/USART1\_CTS/CAN1\_RX/TIM1\_CH4/OTG\_FS\_DM/EVENTOUT  
 PA12/USART1\_RTS/CAN1\_TX/TIM1\_ETR/OTG\_FS\_DP/EVENTOUT  
 PA13(JTMS-SWDIO)/JTMS-SWDIO/EVENTOUT  
 PA14(JTCK-SWCLK)/JTCK-SWCLK/EVENTOUT  
 PA15(JTDI)/JTDI/SPI3\_NSS/I2S3\_WS/TIM2\_CH1\_ETR/SPI1\_NSS/EVENTOUT







PB0/TIM3\_CH3/TIM8\_CH2N/OTG\_HS\_ULPI\_D1/ETH\_MII\_RXD2/TIM1\_CH2N/EVENTOUT/ADC12\_IN8  
 PB1/TIM3\_CH4/TIM8\_CH3N/OTG\_HS\_ULPI\_D2/ETH\_MII\_RXD3/OTG\_HS\_INTN/TIM1\_CH3N/EVENTOUT/ADC12\_IN9  
 PB2-BOOT1(PB2)/EVENTOUT  
 PB3(JTDO/TRACESWO)/JTDO/TRACESWO/SPI3\_SCK/I2S3\_CK/TIM2\_CH2/SPI1\_SCK/EVENTOUT  
 PB4(NJTRST)/NJTRST/SPI3\_MISO/TIM3\_CH1/SPI1\_MISO/I2S3ext\_SD/EVENTOUT  
 PB5/I2C1\_SMBA/CAN2\_RX/OTG\_HS\_ULPI\_D7/ETH\_PPS\_OUT/TIM3\_CH2/SPI1\_MOSI/SPI3\_MOSI/DCMI\_D10/I2S3\_SD/EVENTOUT  
 PB6/I2C1\_SCL/TIM4\_CH1/CAN2\_TX/DCMI\_D5/USART1\_TX/EVENTOUT  
 PB7/I2C1\_SDA/FSMC\_NL/DCMI\_VSYNC/USART1\_RX/TIM4\_CH2/EVENTOUT  
 PB8/TIM4\_CH3/SDIO\_D4/TIM10\_CH1/DCMI\_D6/ETH\_MII\_TXD3/I2C1\_SCL/CAN1\_RX/EVENTOUT  
 PB9/SPI2\_NSS/I2S2\_WS/TIM4\_CH4/TIM11\_CH1/SDIO\_D5/DCMI\_D7/I2C1\_SDA/CAN1\_TX/EVENTOUT  
 PB10/SPI2\_SCK/I2S2\_CK/I2C2\_SCL/USART3\_TX/OTG\_HS\_ULPI\_D3/ETH\_MII\_RX\_ER/TIM2\_CH3/EVENTOUT  
 PB11/I2C2\_SDA/USART3\_RX/OTG\_HS\_ULPI\_D4/ETH\_RMII\_TX\_EN/ETH\_MII\_TX\_EN/TIM2\_CH4/EVENTOUT  
 PB12/SPI2\_NSS/I2S2\_WS/I2C2\_SMBA/USART3\_CK/TIM1\_BKIN/CAN2\_RX/OTG\_HS\_ULPI\_D5/ETH\_RMII\_TXD0/ETH\_MII\_TXD0/OTG\_HS\_ID/EVENTOUT  
 PB13/SPI2\_SCK/I2S2\_CK/USART3\_CTS/TIM1\_CH1N/CAN2\_TX/OTG\_HS\_ULPI\_D6/ETH\_RMII\_TXD1/ETH\_MII\_TXD1/EVENTOUT/OTG\_HS\_VBUS  
 PB14/SPI2\_MISO/TIM1\_CH2N/TIM12\_CH1/OTG\_HS\_DM/USART3\_RTS/TIM8\_CH2N/I2S2ext\_SD/EVENTOUT  
 PB15/SPI2\_MOSI/I2S2\_SD/TIM1\_CH3N/TIM8\_CH3N/TIM12\_CH2/OTG\_HS\_DP/EVENTOUT












STM32F407VGT6



## Profibus-DP/RS485





Title		
Size	Number	Revision
A4		
Date:	2016-09-27	Sheet of
File:	D:\Data\SL-DPT100\ PCB\Power.SchDoc Drawn By:	