

Exercise 1.1

t	Ready	CPU	Comment
0			A arrives
1			
2			B arrives
3			
4			
5			C arrives
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			

t	Ready	CPU	Comment
0			A arrives
1			
2			B arrives
3			
4			
5			C arrives
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			

t	Ready	CPU	Comment
0			A arrives
1			
2			B arrives
3			
4			
5			C arrives
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			

Exercise 1.2

t	Ready	CPU	I/O queue	I/O	Comment
0					A, B, C arrive
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					

t	Ready	CPU	I/O queue	I/O	Comment
0	A, B	A (H1)			A, B llegan
1	B	A(H1)			
2	A	B(H3)			
3	A	B(H3)			
4	A	A(H1)		B(H3)	
5		A(H1)		B(H3)	
6	A	A(H1)		B(H3)	
7	B	A(H1)			
8	B	B(H1)		A(H1)	
9		-	B	A(H1)	
10	A	A(H1)		B(H3)	Fin H1
11		A(H2)		B(H3)	
12				B(H3)	
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					

Exercise 1.3

t	Ready	CPU	DISK queue	DISK	Print queue	Print	Comment
0							A arrives
1							
2							B arrives
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							

t	Ready	CPU	DISK queue	DISK	Print queue	Print	Comment
0							A arrives
1							
2							B arrives
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							

Exercise 2

t	Ready				CPU	Comment
	Queue 3 FCFS	Queue 2 RR q=3	Queue 1 RR q=2	Queue 0 RR q=1		
0						P1, P2, P3 arrive
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						
14						
15						
16						
17						
18						
19						
20						
21						
22						
23						
24						
25						
26						
27						
28						
29						
30						

t	Ready				CPU	Comment
	Queue 3 FCFS	Queue 2 RR q=3	Queue 1 RR q=2	Queue 0 RR q=1		
0						P1, P2, P3 arrive
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						
14						
15						
16						
17						
18						
19						
20						
21						
22						
23						
24						
25						
26						
27						
28						
29						
30						

Exercise 3

t	Ready		CPU	DISK QUEUE	DISK	Comment
	Class 1	Class 2				
0						A, B, C arrive
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						
14						
15						
16						
17						
18						
19						
20						
21						
22						
23						
24						
25						
26						
27						
28						
29						
30						

t	Ready		CPU	DISK QUEUE	DISK	Comment
	Class 1	Class 2				
0						A, B, C arrive
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						
14						
15						
16						
17						
18						
19						
20						
21						
22						
23						
24						
25						
26						
27						
28						
29						
30						