第十五讲	
(p) 北京航空航天大学	1



# 洗衣房: 生活中的流水线

- 处理器: 洗衣房



- 指令: 洗衣服
- 指令过程: 洗涤→烘干→熨整
- 指令各阶段延迟

■ 洗衣: 30分钟


■ 烘干: 40分钟


■ 熨整: 20分钟














### Recall: 5 Stages of MIPS Datapath

1) IF: Instruction Fetch, Increment PC

2) ID: Instruction Decode, Read Registers

3) EX: Execution (ALU)

Load/Store: Calculate Address

Others: Perform Operation

4) MEM:

Load: Read Data from <u>Mem</u>ory Store: Write Data to Memory

5) WB: Write Data Back to Register


7/24/2012

7/24/2012

Summer 2012 -- Lecture #21

7

8




Summer 2012 -- Lecture #21

### 流水的控制信号


- □ 控制器: 译码产生控制信号,与单周期完全相同
- □ 控制信号流水寄存器: 控制信号在寄存器中传递,


### 直至不再需要




### 正确认识流水线—流水线寄存器

- □ 命名法则: 前级/后级
  - ◆ 示例: IF/ID, 前级为读取指令, 后级为指令译码(及读操作数)
- □ 功能: 时钟上升沿到来时,保存前级结果; 之后输出至下级 组合逻辑
  - 也可能直接连接到下级流水线寄存器
    - 例如ID/EX保存的从RF读出的第2个寄存器值,就直接传递到EX/MEM









### 正确认识流水线:流水阶段与流水线寄存器


- □ 流水阶段:组合逻辑+寄存器
  - ◆ 起始:前级流水线寄存器的输出
  - 中间:组合逻辑(如ALU)
  - ◆ 结束: 写入后级流水线寄存器
  - 当时钟上升沿到来时,组合逻辑计算结果存入后级寄存器
- □ 示例: EX阶段
  - ◆ 起始: ID/EX流水线寄存器中的RF寄存器/扩展单元的输出
  - ◆ 中间(组合逻辑): ALU完成计算
  - ◆ 结束(寄存器): 在clock上升沿到来时,结果写入EX/MEM中相应寄存器





### 正确认识流水线: DM

- □ 写入时:表现为寄存器
  - ◆ 属于MEM/WB寄存器范畴
- □ 读出时: 可等价为组合逻辑
  - ◆ 与RF的读出是类似的





# **Pipelining Changes**


- Registers affect flow of information
  - Name registers for adjacent stages (e.g. IF/ID)
  - Registers separate the information between stages
  - At any instance of time, each stage working on a different instruction!
- Will need to re-examine placement of wires and hardware in datapath


7/24/2012 Summer 2012 -- Lecture #21


# • Examine flow through pipeline for 1w Total Read Pipeline • Examine flow through pipeline for 1w Total Read Pipeline F/ID PRODUCT PRODUCT















### **Pipelined Execution Representation**



- Every instruction must take same number of steps, so some will idle
  - e.g. MEM stage for any arithmetic instruction


7/24/2012


Summer 2012 -- Lecture #21


24


# 时钟驱动的流水线时空图


- □ 本图用途: 需精确分析指令/时间/流水线3者关系时
  - 行:某个时钟,指令流分别处于哪些阶段
  - 列:某个部件,在时间方向上的执行了哪些指令
- □ 注意区分流水阶段与流水线寄存器的关系
- □ 可以看出,在CLK5后,流水线全部充满
  - 所有部件都在执行指令
    - 只是不同的指令











# Pipeline Performance (1/2)

- · Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What is pipelined clock rate?
  - Compare pipelined datapath with single-cycle datapath

7/24/2012

Summer 2012 -- Lecture #21

30

### Pipeline Performance (2/2) Program execution Time 200 400 600 800 1000 1200 1400 1600 1800 (in instructions) lw \$1, 100(\$0) Instruction Reg Single-cycle Data ALU Reg $T_c = 800 \text{ ps}$ Instruction Data lw \$2, 200(\$0) 800 ps Reg ALU lw \$3, 300(\$0) 800 ps 800 ps Program execution Time 400 600 800 1000 1200 1400 (in instructions) **Pipelined** lw \$1, 100(\$0) Reg Reg $T_c = 200 \text{ ps}$ Data lw \$2, 200(\$0) 200 ps Reg ALU Reg lw \$3, 300(\$0) 200 ps 7/24/2012 31

### Pipeline Speedup

- Use T<sub>c</sub> ("time between completion of instructions") to measure speedup
  - $-T_{c,pipelined} \ge \frac{T_{c,single-cycle}}{Number of stages}$
  - Equality only achieved if stages are balanced (i.e. take the same amount of time)
- · If not balanced, speedup is reduced
- Speedup due to increased throughput
  - Latency for each instruction does not decrease


7/24/2012 Summer 2012 -- Lecture #21

### Pipelining and ISA Design

- MIPS Instruction Set designed for pipelining!
- All instructions are 32-bits
  - Easier to fetch and decode in one cycle
- Few and regular instruction formats, 2 source register fields always in same place
  - Can decode and read registers in one step
- Memory operands only in Loads and Stores
  - Can calculate address 3<sup>rd</sup> stage, access memory 4<sup>th</sup> stage
- Alignment of memory operands
  - Memory access takes only one cycle

7/24/2012 Summer 2012 -- Lecture #21

16





### **Pipelining Hazards**

A *hazard* is a situation that prevents starting the next instruction in the next clock cycle

### 1) Structural hazard

 A required resource is busy (e.g. needed in multiple stages)

### 2) Data hazard

- Data dependency between instructions
- Need to wait for previous instruction to complete its data read/write

### 3) Control hazard

- Flow of execution depends on previous instruction

7/25/2012

Summer 2012 -- Lecture #22

36

### Agenda

- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - Branch Prediction

7/25/2012


Summer 2012 -- Lecture #22


### 1. Structural Hazards

- Conflict for use of a resource
- MIPS pipeline with a single memory?
  - Load/Store requires memory access for data
  - Instruction fetch would have to *stall* for that cycle
    - Causes a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
  - Separate L1 I\$ and L1 D\$ take care of this

7/25/2012

Summer 2012 -- Lecture #22





### Structural Hazard #2: Registers (2/2)

- Two different solutions have been used:
  - 1) Split RegFile access in two: Write during 1<sup>st</sup> half and Read during 2<sup>nd</sup> half of each clock cycle
    - Possible because RegFile access is VERY fast (takes less than half the time of ALU stage)
  - 2) Build RegFile with independent read and write ports
- Conclusion: Read and Write to registers during same clock cycle is okay


7/25/2012 Summer 2012 -- Lecture #22


# Agenda


- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - Branch Prediction

7/25/2012

Summer 2012 -- Lecture #22








# **Datapath for Forwarding**

• Handled by forwarding unit



# Agenda


- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - Branch Prediction

7/25/2012

Summer 2012 -- Lecture #22

### Data Hazard: Loads (1/4)


• Recall: Dataflow backwards in time are hazards





- Can't solve all cases with forwarding
  - Must stall instruction dependent on load, then forward (more hardware)

7/25/2012

Summer 2012 -- Lecture #22







### load导致的数据冒险: Clk2上升沿后

- □指令流
  - ◆ sub进入IF/ID寄存器: lw进入ID/EX寄存器
- □ 冲突分析: 冲突出现
- □ 执行动作:设置控制信号,在clk3插入nop指令
  - ◆ ①冻结IF/ID: sub继续被保存
  - ◆ ②清除ID/EX: 指令全为0,等价于插入NOP
  - ◆ ③禁止PC: 防止PC继续计数, PC应保持为PC+4

								IF≨	及	ID:	级	EX	级	ME	M级	WB	级	
地址	:	指	令		CLK	PC	II.	M	IF/	'ID	ID/	ΈX	EX/N	ЛΕМ	MEN	I/WB	R	F
0	lw	\$t0,	0(\$t	1)	<b>1</b>	0 <b>→</b> 4	lw-	sub	l	N								
4	sub	\$t3,	\$t0,	\$t2	<b>1</b> 2	4 <b>→</b> 8	sub-	→and	SL	ıb	lv	v						
8	and	\$t5,	\$t0,	\$t4														
12	or	\$t7,	\$t0,	\$t6														
16	add	\$t1,	\$t2,	\$t3														
,								52								と学计 Engineerin		

### load导致的数据冒险: Clk3上升沿后

- □指令流
  - ◆ lw进入EX/MEM
  - ◆ ID/EX向ALU提供数据
- □ 冲突分析: 冲突解除
  - ◆ 转发机制将在clk4时可以发挥作用

										IF≨	汲	ID	级	EX	级	ME	M级	WB	级	
	地址	Ė	扣	令		CI	_K	PC	II	M	IF/	'ID	ID/	ΈX	EX/N	ЛΕМ	MEN	1/WB	R	F
	0	lw	\$t0,	0(\$t	1)	t	1	0 <b>→</b> 4	lw-	sub	١	N								
	4	sub	\$t3,	\$t0,	\$t2	Ĺ	2	4 <b>→</b> 8	sub-	<b>→</b> and	SL	ıb	lv	v						
	8	and	\$t5,	\$t0,	\$t4	Ĺ	3	8 <b>→</b> 8	aı	nd	SU	ıb	no	р	lv	V				
	12	or	\$t7,	\$t0,	\$t6															
	16	add	\$t1,	\$t2,	\$t3															
									53							航天」 Science and				

### load导致的数据冒险: Clk4上升沿后

- □指令流
  - ◆ lw: 结果存入MEM/WB。
  - ◆ sub: 进入ID/EX。故ALU的操作数可以从MEM/WB 转发
- □ 执行动作
  - ◆ 控制MUX, 使得MEM/WB输入到ALU

								IF≰	及	ID:	级	EX	级	ME	M级	WB	级	
地址	:	指	令		CLK	PC	11	V	IF/	'ID	ID/	EX	EX/N	ИЕМ	MEN	I/WB	R	F
0	lw	\$t0,	0(\$t	1)	<b>1</b>	0 <b>→</b> 4	lw-	sub	h	N								
4	sub	\$t3,	\$t0,	\$t2	<b>1</b> 2	4 <b>→</b> 8	sub	and	SL	ıb	lv	v						
8	and	\$t5,	\$t0,	\$t4	3 <b>L</b>	8 <b>→</b> 8	ar	nd	SU	ıb	no	р	lv	٧				
12	or	\$t7,	\$t0,	\$t6	<b>1</b> 4	8 <b>→</b> 12	and	→or	ar	nd	su	b	nc	q	lw≰	課		
16	add	\$t1,	\$t2,	\$t3														
								54								と学计 Engineerin		

### load导致的数据冒险: Clk5上升沿后

□指令流


◆ lw: 结果回写至RF

◆ sub: 结果保存在EX/MEM

									IF≨	级	ID	级	EX	级	ME	M级	WB	级	
地址	Ė	拊	令		CI	LK	PC	II	M	IF/	ID	ID/	EX	EX/N	1EM	MEN	I/WB	R	F
0	lw	\$t0,	0(\$t	1)	Ĺ	1	0 <b>→</b> 4	lw-	sub	١١	N								
4	sub	\$t3,	\$t0,	\$t2	Ĺ	2	4 <b>→</b> 8	sub-	<b>→</b> and	SL	ıb	lv	v						
8	and	\$t5,	\$t0,	\$t4	Ĺ	3	8 <b>→</b> 8	aı	nd	SL	ıb	nc	р	lw	<b>V</b>				
12	or	\$t7,	\$t0,	\$t6	Ĺ	4	8 <b>→</b> 12	and	→or	ar	nd	su	b	no	р	lw≰	課		
16	add	\$t1,	\$t2,	\$t3	Ĺ	5	12 <b>→</b> 16	or->	add	0	r	an	ıd	sub≰	丰果	no	р	lw≰	丰果
									55					北京	航空	航天	大学计	算机	学院

### load导致的数据冒险

- □ Q: 如果设置从DM到ALU输入的转发,优劣如何?
  - 设计初衷:将DM读出数据提前1个clock转发至ALU, 从而消除lw指令导致的数据相关,无需插入NOP




### load导致的数据冒险

- □ A: 这样做功能虽正确, 但是,CPU时钟频率大 幅度降低
  - ◆ 原设计: *f* = 5GHz
    - 各阶段最大延迟为200ps
  - ◆ 新设计: *f* = 2.5GHz
    - EX阶段<sub>修改后</sub>= ALU延迟 + DM延迟 = 400ps
    - EX阶段延迟成为最大延迟

### 警惕:木桶原理!

流水线各阶段延迟不均衡,将导致流水线性能严重下降




### 前面PPT的数据


Instr fetch	Register read	ALU op	Memory access	
200ps	100 ps	200ps	200ps	100 ps

北京航空航天大学计算机学院 School of Computer Science and Engineering, Beihang University

### 如何插入NOP指令?

- □ 检测条件:IF/ID的前序是lw指令,并且lw的rt寄存 器与IF/ID的rs或rt相同
- □ 执行动作:
  - ◆ ①冻结IF/ID: sub继续被保存
  - ◆ ②清除ID/EX: 指令全为0, 等价于插入NOP
  - ◆ ③禁止PC: 防止PC继续计数, PC应保持为PC+4






### 如何插入NOP指令?



使能型 寄存器

- ◆ ①冻结IF/ID: sub继续被保存
- ◆ ②清除ID/EX: 指令全为0,等价于插入NOP
- ◆ ③禁止PC: 防止PC继续计数,PC应保持为PC+4
- □ 数据通路:将IF/ID修改为使能型寄存器
- □ 控制系统:增加IF/ID.en控制信号
  - ◆ 当IF/ID.en为0时,IF/ID在下个clock上升沿到来时保持不变




### 如何插入NOP指令?




复位型 寄存器

- □ 执行动作:
  - ◆ ①冻结IF/ID: sub继续被保存
  - ▼ ◎ 小品田/ID: Subs座突版 | 小厅
  - ②清除ID/EX:指令全为0,等价于插入NOP③禁止PC:防止PC继续计数,PC应保持为PC+4
  - 3(1110, 131110)[3(1)3()]
- □ 数据通路:将ID/EX修改为复位型寄存器
- □ 控制系统:增加ID/EX.clr控制信号
  - ◆ 当ID/EX.clr为0时, ID/EX在下个clock上升沿到来时被清除为0




使能型 寄存器

### 如何插入NOP指令?



◆ ①冻结IF/ID: sub继续被保存

- ◆ ②清除ID/EX: 指令全为0,等价于插入NOP
- ◆ ③禁止PC: 防止PC继续计数,PC应保持为PC+4
- □ 数据通路: 将PC修改为使能型寄存器
- □ 控制系统:增加PC.en控制信号
  - 当PC.en为0时, PC在下个clock上升沿到来时保持不变



### 如何插入NOP指令?

- □ lw冒险处理示例伪代码
- □ 注意: 时序关系
  - ◆ 各信号在clk2上升沿后有 效
  - ◆ NOP是在clk3上升沿后发 生,即寄存器值在clk3上 升沿到来时发生变化(或 保持不变)

if (ID/EX.MemRead) & ((ID/EX.rt == IF/ID.rs) | (ID/EX.rt == IF/ID.rt) IF/ID.en ← 禁止 ID/EX.clr ← 清除 PC.en ← 禁止

								IF≨	汲	ID	级	EX	级	ME	M级	WB	级	
地址	地址 指令				CLK	PC	II	M	IF/	'ID	ID/	ΈX	EX/N	ИΕМ	MEN	1/WB	R	ί <b>F</b>
0	lw	\$t0,	0(\$t	1)	<b>j</b> 1	0 <b>→</b> 4	lw-	sub	lv	N								
4	sub	\$t3,	\$t0,	\$t2	<b>j</b> 2	4 <b>→</b> 8	sub-	<b>→</b> and	su	ıb	lv	N						
8	and	\$t5,	\$t0,	\$t4	<b>1</b> 3	8 <b>→</b> 8	aı	nd	su	р	nc	р	ľ	N				
12	or	\$t7,	\$t0,	\$t6														
16	add	\$t1,	\$t2,	\$t3				·								Ī		

### 如果没有转发电路呢?

- □ 由于有转发电路,因此lw指令只插入1个NOP指令
- □ Q: 如果没有转发,需要怎么处理呢?
- □ A: EX/MEM, MEM/WB也均需要做冲突分析及 NOP处理
  - ◆ EX/MEM, MEM/WB也需修改,并增加相应控制信号

									IF≨	及	ID	级	EX	级	ME	M级	WB	级	
地址	:	指	令		CL	.K	PC	11	M	IF/	'ID	ID/	ΈX	EX/N	ИΕМ	MEN	1/WB	R	RF
0	lw	\$t0,	0(\$t	1)	Ţ	1	0 <b>→</b> 4	lw→	sub	١	N								
4	sub	\$t3,	\$t0,	\$t2	Ţ	2	4 <b>→</b> 8	sub	and	SL	ıb	lv	V						
8	and	\$t5,	\$t0,	\$t4	Ì	3	8	ar	nd	SL	ıb	nc	р	ľ	v				
12	or	\$t7,	\$t0,	\$t6	Ţ	4	8	ar	nd	sub		nc	р	nc	р	lw≰	吉果		
16	add	\$t1,	\$t2,	\$t3	Ţ	5	8	ar	nd	SL	ıb	nc	р	nc	р	no	р	lw≰	吉果
					Ĺ	6	8 <b>→</b> 12	and	→or	ar	nd	su	ıb	nc	р	no	р	no	ор


### Data Hazard: Loads (4/4)

- Slot after a load is called a load delay slot
  - If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle
  - Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space)
- Idea: Let the compiler put an unrelated instruction in that slot → no stall!

7/25/2012 Summer 2012 -- Lecture #22

# Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction!
- MIPS code for A=B+E; C=B+F;



### Agenda


- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - Branch Prediction


7/25/2012 Summer 2012 -- Lecture #22


### 3. Control Hazards

- Branch (beg, bne) determines flow of control
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction
    - Still working on ID stage of branch
- Simple Solution: Stall on every branch until we have the new PC value
  - How long must we stall?

7/25/2012 Summer 2012 -- Lecture #22








### 方案2:缩短分支延迟

- □ 比较器前置后,会产生数据相关
  - ▶ B指令可能依赖于前条指令的结果
- □ 依赖计算1: 从ALU转发数据
- 依赖计算2: 只能暂停

Q: 如果依赖MEM/WB的结 果,是否需要设置转发?

提示: MEM/WB已经有回写 通道了,但RF设计满足吗?



# 3. Control Hazard: Branching


- **Option #3:** Branch delay slot
  - Whether or not we take the branch, always execute the instruction immediately following the branch
  - Worst-Case: Put a nop in the branch-delay slot
  - Better Case: Move an instruction from before the branch into the branch-delay slot
    - Must not affect the logic of program

7/25/2012 Summer 2012 -- Lecture #22

# 3. Control Hazard: Branching

- MIPS uses this *delayed branch* concept
  - Re-ordering instructions is a common way to speed up programs
  - Compiler finds an instruction to put in the branch delay slot
- Jumps also have a delay slot
  - Why is one needed?

7/25/2012 Summer 2012 -- Lecture #22



# Delayed Jump in MIPS

• MIPS Green Sheet for jal:

```
R[31] = PC + (8); PC = JumpAddr
```

- PC+8 because of jump delay slot!
- Instruction at PC+4 always gets executed before jal jumps to label, so return to PC+8

7/25/2012 Summer 2012 -- Lecture #22


**Question:** For each code sequences below, choose one of the statements below:





```
1: 2: 3:

lw $t0,0($t0) add $t1,$t0,$t0 addi $t1,$t0,1 addi $t2,$t0,2 addi $t3,$t0,2 addi $t3,$t0,4 addi $t5,$t1,5
```

- No stalls as is
- □ No stalls with forwarding
- ☐ Must stall







### Summary

- Hazards reduce effectiveness of pipelining
  - Cause stalls/bubbles
- Structural Hazards
  - Conflict in use of datapath component
- Data Hazards
  - Need to wait for result of a previous instruction
- Control Hazards
  - Address of next instruction uncertain/unknown
  - Branch and jump delay slots

7/25/2012 Summer 2012 -- Lecture #22