


CPU layer (all logic/gates)

Stacked DRAM



mNode

mNode

iR

iR

iR

iR

TSVs and μ bumps

Interposer layer (only metal routing)