

PART I

1. Synchronous;

Active low;


Keep SW[0] low in a block cycle

2. Code

```
1 // SW[0]:      reset signal
2 // SW[1]:      input signal (w)
3
4 // KEY[0]:      clock
5
6 // LEDR[2:0]:   current state
7 // LEDR[9]:     output (z)
8
9 module sequence_detector(SW, KEY, LEDR);
10    input [9:0] SW;
11    input [3:0] KEY;
12    output [9:0] LEDR;
13
14    wire w, clock, resetn, z;
15
16    reg [2:0] y_Q, Y_D; // y_Q represents current state, Y_D represents next state
17
18    localparam A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101, G = 3'b110;
19
20    // Connect inputs and outputs to internal wires
21    assign w = SW[1];
22    assign clock = ~KEY[0];
23    assign resetn = SW[0];
24    assign LEDR[9] = z;
25    assign LEDR[2:0] = y_Q;
26
27    // State table
28    // The state table should only contain the logic for state transitions
29    // Do not mix in any output logic. The output logic should be handled separately.
30    // This will make it easier to read, modify and debug the code.
31    always @(*)
32    begin // Start of state_table
33        case (y_Q)
34            A: begin
35                if (!w) Y_D = A;
36                else Y_D = B;
37            end
38            B: begin
39                if(!w) Y_D = A;
40                else Y_D = C;
41            end
42            C: begin
43                if(!w) Y_D = E;
44                else Y_D = D;
45            end
46            D: begin
47                if(!w) Y_D = E;
48                else Y_D = F;
49            end
50            E: begin
51                if(!w) Y_D = A;
52                else Y_D = G;
53            end
54            F: begin
55                if(!w) Y_D = E;
56                else Y_D = F;
57            end
58            G: begin
59                if(!w) Y_D = A;
60                else Y_D = C;
61            end
62            default: Y_D = A;
63        endcase
64    end // End of state_table
65
66    // State Register (i.e., FFs)
67    always @ (posedge clock)
68    begin // Start of state_FF (state register)
69        if(resetn == 1'b0)
70            y_Q <= A;
71        else
72            y_Q <= Y_D;
73    end // End of state_FF (state register)
74
75    // Output logic
76    // Set z to 1 to turn on LED when in relevant states
77    assign z = ((y_Q == F) || (y_Q == G));
78
79 endmodule
```


{ | | | 0 }

3. Simulation



PART II

2. datapath



Table


Id-a, Id-b, Id-c, Id-X,
Id-alu-out,
alu-select-a, alu-select-b, alu-op, Idx

RIN	control signals activated	control vector
S ₀ : a = data-in	Id-a	1, 0, 0, 0, 0, 0, 0, 0, 0
S ₁ : b = data-in	Id-b	0, 1, 0, 0, 0, 0, 0, 0, 0
S ₂ : c = data-in	Id-c	0, 0, 1, 0, 0, 0, 0, 0, 0
S ₃ : X = data-in	Id-X	0, 0, 0, 1, 0, 0, 0, 0, 0
S ₄ : a ← alu-out alu-a ← a alu-b ← b alu-out ← alu-a * alu-b	Id-alu-out : Id-a; alu-select-a(00); alu-select-b(11); alu-op = 1	1, 0, 0, 0, 1, 00, 11, 1, 0
S ₅ : a ← alu-out alu-a ← a alu-b ← X alu-out ← alu-a * alu-b	Id-alu-out : Id-a; alu-select-a(00); alu-select-b(11); alu-op = 1	1, 0, 0, 0, 1, 00, 11, 1, 0
S ₆ : b ← alu-out alu-a ← b alu-b ← X alu-out ← alu-a * alu-b	Id-alu-out : Id-b; alu-select-a(01); alu-select-b(11); alu-op = 1	0, 1, 0, 0, 1, 01, 11, 1, 0
S ₇ : a ← alu-out alu-a ← a alu-b ← b alu-out ← alu-a + alu-b	Id-alu-out : Id-a alu-select-a(00); alu-select-b(01); alu-op(0)	1, 0, 0, 0, 1, 00, 01, 0, 0
S ₈ : data-result ← alu-out alu-a ← a alu-b ← b alu-out ← alu-a + alu-b	Id-r; alu-select-a(00) alu-select-b(10) alu-op = 0	0, 0, 0, 0, 0, 00, 10, 0, 1

3-State diagram

RTN

TABLE



4. code

```

99 module control(
100   input clk,
101   input resetn,
102   input go,
103
104   output reg ld_a, ld_b, ld_c, ld_x, ld_r,
105   output reg ld_alu_out,
106   output reg [1:0] alu_select_a, alu_select_b,
107   output reg alu_op
108 );
109
110   reg [3:0] current_state, next_state;
111
112   localparam S_LOAD_A      = 4'd0,
113   S_LOAD_A_WAIT    = 4'd1,
114   S_LOAD_B      = 4'd2,
115   S_LOAD_B_WAIT    = 4'd3,
116   S_LOAD_C      = 4'd4,
117   S_LOAD_C_WAIT    = 4'd5,
118   S_LOAD_X      = 4'd6,
119   S_LOAD_X_WAIT    = 4'd7,
120   S_CYCLE_0       = 4'd8,
121   S_CYCLE_1       = 4'd9,
122   S_CYCLE_2       = 4'd10,
123   S_CYCLE_3       = 4'd11,
124   S_CYCLE_4       = 4'd12;
125
126 // Next state logic aka our state table
127 always@(*)
128 begin: state_table
129   case (current_state)
130     S_LOAD_A: next_state = go ? S_LOAD_A_WAIT : S_LOAD_A; // Loop in current state until value is input
131     S_LOAD_A_WAIT: next_state = go ? S_LOAD_A_WAIT : S_LOAD_B; // Loop in current state until go signal goes low
132     S_LOAD_B: next_state = go ? S_LOAD_B_WAIT : S_LOAD_B; // Loop in current state until value is input
133     S_LOAD_B_WAIT: next_state = go ? S_LOAD_B_WAIT : S_LOAD_C; // Loop in current state until go signal goes low
134     S_LOAD_C: next_state = go ? S_LOAD_C_WAIT : S_LOAD_C; // Loop in current state until value is input
135     S_LOAD_C_WAIT: next_state = go ? S_LOAD_C_WAIT : S_LOAD_X; // Loop in current state until go signal goes low
136     S_LOAD_X: next_state = go ? S_LOAD_X_WAIT : S_LOAD_X; // Loop in current state until value is input
137     S_LOAD_X_WAIT: next_state = go ? S_LOAD_X_WAIT : S_CYCLE_0; // Loop in current state until go signal goes low
138     S_CYCLE_0: next_state = S_CYCLE_1;
139     S_CYCLE_1: next_state = S_CYCLE_2; // we will be done our two operations, start over after
140     S_CYCLE_2: next_state = S_CYCLE_3; // we will be done our two operations, start over after
141     S_CYCLE_3: next_state = S_CYCLE_4; // we will be done our two operations, start over after
142     S_CYCLE_4: next_state = S_LOAD_A; // we will be done our two operations, start over after
143     default: next_state = S_LOAD_A;
144   endcase
145 end // state_table
146
147
148 // Output logic aka all of our datapath control signals
149 always @(*)
150 begin: enable_signals
151   // By default make all our signals 0
152   ld_alu_out = 1'b0;
153   ld_a = 1'b0;
154   ld_b = 1'b0;
155   ld_c = 1'b0;
156   ld_x = 1'b0;
157   ld_r = 1'b0;
158   alu_select_a = 2'b00;
159   alu_select_b = 2'b00;
160   alu_op      = 1'b0;
161
162   case (current_state)
163     S_LOAD_A: begin
164       ld_a = 1'b1;
165     end
166     S_LOAD_B: begin
167       ld_b = 1'b1;
168     end
169     S_LOAD_C: begin
170       ld_c = 1'b1;
171     end
172     S_LOAD_X: begin
173       ld_x = 1'b1;
174     end
175     S_CYCLE_0: begin // Do A <- A * x
176       ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
177       alu_select_a = 2'b00; // Select register A
178       alu_select_b = 2'b11; // Also select register A
179       alu_op = 1'b1; // Do multiply operation
180     end
181
182     S_CYCLE_1: begin // Do A <- A(A * x) * y
183       ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
184       alu_select_a = 2'b00; // Select register A
185       alu_select_b = 2'b11; // Also select register A
186       alu_op = 1'b1; // Do multiply operation
187     end
188
189   end

```



```

183
184     ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
185     alu_select_a = 2'b00; // Select register A
186     alu_select_b = 2'b11; // Also select register A
187     alu_op = 1'b1; // Do multiply operation
188
189 end
190
191 S_CYCLE_2: begin // Do A <- B * x
192     ld_alu_out = 1'b1; ld_b = 1'b1; // store result back into B
193     alu_select_a = 2'b00; // Select register A
194     alu_select_b = 2'b11; // Also select register A
195     alu_op = 1'b1; // Do multiply operation
196 end
197
198 S_CYCLE_3: begin // Do A <- A(A * x * x) + B (B * x)
199     ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into A
200     alu_select_a = 2'b00; // Select register A
201     alu_select_b = 2'b01; // Also select register A
202     alu_op = 1'b0; // Do multiply operation
203 end
204
205 S_CYCLE_4: begin // Do A <- A(A * x * x + B * x) + C
206     ld_r = 1'b1; // store result in result register
207     alu_select_a = 2'b00; // Select register A
208     alu_select_b = 2'b10; // Also select register A
209     alu_op = 1'b0; // Do multiply operation
210
211 endcase
212 end // enable_signals
213
214 // current_state registers
215 always@(posedge clk)
216 begin: state_FFS
217     if(!resetn)
218         current_state <= S_LOAD_A;
219     else
220         current_state <= next_state;
221 end // state_FFS
222 endmodule

```

5.

part2:u0



6. Simulation

