

Improper Coding Styles

黃稚存 Chih-Tsun Huang

cthuang@cs.nthu.edu.tw




聲明

 本課程之內容(包括但不限於教材、影片、圖片、檔案資料等), 僅供修課學生個人合理使用,非經授課教師同意,不得以任何 形式轉載、重製、散布、公開播送、出版或發行本影片內容 (例如將課程內容放置公開平台上,如 Facebook, Instagram, YouTube, Twitter, Google Drive, Dropbox 等等)。如有侵權行 為,需自負法律責任。


Hazards

Hazards (or Glitches)


- Unwanted switching transients appearing in the output of a combinational circuit while its inputs change
- Types of hazards (assuming only a single input can change at a time and no other input will change until the circuit has stabilized)



Hazards (cont)




- Function output transits across two implicants
 - → Possible hazards




CT Verilog Series 09

Hazard Eliminating

Covering transitions across implicants






6


CT Verilog Series 09

Synchronous Design vs. Asynchronous Design

Synchronous Design

Cycle-based





Asynchronous Sequential Circuit

A CONTRACTOR OF THE PARTY OF TH

Asynchronous sequential circuit is hard to verify

```
always @(posedge en) begin ...
```



We prefer synchronous, single-clock sequential blocks


Gated Clock

- Introduces unexpected glitches to the clock signal
- Also makes the circuit asynchronous

```
always @(clk or en) begin ...
```

```
always @* begin
...
condition = clk & en;
```


```
always @* begin
...
if (clk == 1) ...
```




Dual Clock-edge Triggered

- Reduces the effective clock period
- Runs into trouble when the duty cycle of the clock isn't 50% as the ideal case

always @(posedge clk or negedge clk) begin ...





ONG

Mixed Edge and Level Triggered

 Mixed edge-triggered and level-sensitive control in an always block

```
always @(addr or posedge clk) begin ...
```

- Syntax error for old Verilog simulator
- Acceptable now, but restricted to always @(posedge clk or reset)

```
|||
always @(posedge clk or posedge reset)
```

X or **Z** for Outputs of Combinational Circuits

- Incorrect connection of IO ports
 - Width mismatch
 - Floating input
 - Undefined reg-type signal: X
 - Unconnected wire-type signal: Z
- Sometimes designers assign outputs as an X for invalid inputs on purpose
 - Not recommended for synthesizable design
 - X only exists in simulation, not in realistic world

```
case
    ...
    default: out = 1'bx;
endcase
```