

# FPGA Utilization with Vivado

## 黃稚存 Chih-Tsun Huang

cthuang@cs.nthu.edu.tw



## 聲明

 本課程之內容(包括但不限於教材、影片、圖片、檔案資料等), 僅供修課學生個人合理使用,非經授課教師同意,不得以任何 形式轉載、重製、散布、公開播送、出版或發行本影片內容 (例如將課程內容放置公開平台上,如 Facebook, Instagram, YouTube, Twitter, Google Drive, Dropbox 等等)。如有侵權行 為,需自負法律責任。

### Overview of Artix-7 35T FPGA


- Part number: XC7A35T-1CPG236C
- 33,280 logic cells in 5200 slices
  - Each slice contains four 6-input LUTs and 8 flip-flops
- 1,800 Kbits of fast block RAM
- 90 DSP slices
- Five clock management tiles
  - Each with a phase-locked loop (PLL)
- Internal clock speeds exceeding 450MHz

#### Some References

- Vivado Design Hub Design Flows Overview
  - https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0002-vivadodesign-flows-overview-hub.html
- Vivado Design Hub Logic Synthesis
  - https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0018-vivadosynthesis-hub.html
- Vivado Design Suite User Guide
  - Getting started: <u>https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2020\_1/ug910-vivado-getting-started.pdf</u>
  - Synthesis: <u>https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2020\_1/ug901-vivado-synthesis.pdf</u>
  - Design Analysis and Closure Techniques: https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2020\_1/ug906-vivadodesign-analysis.pdf
    - P.186: Report Utilization


# Report Utilization

After "Run Implementation"




### **Utilization Overview**


#### Hierarchy view



# **Summary View**



# Report



# Report

#### You can find the report at somewhere like

lab5/lab5.runs/impl\_1/lab5\_1\_utilization\_placed.rpt


1. Slice Logic								2. Slice Logic Distribution					
tI Site Type	-+- 	 Used	+-	Fixed	Available	   Util	-+ 6	Site Type	+   1 +	Jsed 	+   Fixed +	Available	+   Util% +
	-+-			eradi.		9		Slice	I	45	1 0	8150	0.55
Slice LUTs		94		0 1				I SLICEL	I	36	I 0		l
LUT as Logic	!	94		0 1	20800			I SLICEM I	1	9	I 0	1	I
LUT as Memory	ı	0		0 1				LUT as Logic	I	94	I 0	20800	0.45
Slice Registers		115	1	0 1	41600	0.28	3	l using O5 output only	I	0	I	1	l
Register as Flip Flop	1	115	1	0 1	41600	0.28	}	l using O6 output only	1	59	Ĺ	i i	ĺ
Register as Latch	1	0	1	0 1	41600	0.00	1	l using 05 and 06	I	35	I	[ ]	Ę
F7 Muxes	1	0	1	0 1	16300	0.00	1	LUT as Memory	1	0	I 0	9600	0.00
F8 Muxes	1	0	1	0 1	8150	0.00	1	LUT as Distributed RAM	I	0	1 0	i i	ĺ
	-+-		+-	+		·	-+	LUT as Shift Register	I	0	1 0	1	l
								Slice Registers	ı	115	1 0	41600	0.28
								Register driven from within the Slice	L	96	I		l
								Register driven from outside the Slice	I	19	1	1	Ĺ
								LUT in front of the register is unused	I	17	I		Ĺ
								LUT in front of the register is used	ı	2	I I	(	Ę
								Unique Control Sets	1	10	I	8150	0.12
								<b>+</b>	+		+	·	·

Lec17 NTHU EECS2070 02 CT 2021 9

# Ex: VGA Example (Lab7-2)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (8150)	LUT as Logic (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCT RL (32)
∨ N top	1100	92	18	373	1100	26.5	17	2
> I blk_mem_gen_0_inst (blk_	84	11	18	45	84	26.5	0	0
clk_wiz_0_inst (clock_divide	1	22	0	6	1	0	0	1
mem_addr_gen_inst (mem	172	27	0	75	172	0	0	0
split_1pulse (one_pulse)	0	2	0	1	0	0	0	0
split_debounce (debounce)	1	4	0	2	1	0	0	0
vga_inst (vga_controller)	350	22	0	230	350	0	0	0

Resource	Utilization	Available	Utilization %
LUT	1100	20800	5.29
FF	92	41600	0.22
BRAM	26.50	50	53.00
10	17	106	16.04



# Sample Report

1. Slice Logic

Site Type	1	Used		Fixed	1	Available   Uti	1%	† 
Slice LUTs   LUT as Logic   LUT as Memory	1 1 1	1100 1100 0	1	0 0 0	1 1	20800   5. 20800   5. 9600   0.	29	
Slice Registers	i	92	i	0	i	41600   0.	22	
<ul><li>Register as Flip Flop</li><li>Register as Latch</li></ul>	1	75 0	i	0	1	41600   0. 41600   0.		
l F7 Muxes	١	18	1	0	1	16300 I 0.	77.	I
F8 Muxes	  -	0	  -	0	  -	8150   0.	00 	 +

# Sample Report

#### 2. Slice Logic Distribution

-----

Site Type	+	Used	-+	Fixed	+-	Available	Util%
Slice	1	373	1	0	1	8150	4.58
I SLICEL	١	275	1	0	١	1	
I SLICEM	١	98	1	0	١	1	
LUT as Logic	1	1100	1	0	I	20800	5.29
l using 05 output only	1	2	1		١		
l using 06 output only	1	876	1		I	1	
l using 05 and 06	1	222	1		I	1	
l LUT as Memory	1	0	1	0	١	9600	0.00
l LUT as Distributed RAM	1	0	1	0	I	ļ	
l LUT as Shift Register	1	0	1	0	١		
Slice Registers	1	92	1	0	١	41600	0.22
Register driven from within the Slice	1	69	1		I	1	
Register driven from outside the Slice	1	23	1		١	1	
LUT in front of the register is unused	1	12	1		I	1	
LUT in front of the register is used	1	11	1		I	1	
Unique Control Sets	1	9	1		1	8150	0.11
+	+		+		+-		

## Report: VGA Sample


#### Memory

-----

Ī	Site Type	I	Used	I	Fixed		Available		Util%	I
Ī	Block RAM Tile	Ī	26.5	Ī	0	Ī	50	Ī	53.00	Ī
-	RAMB36/FIFO*	1	26	1	0	١	50	1	52.00	1
1	RAMB36E1 only	1	26	1		١		1		١
1	RAMB18	1	1	I	0	١	100	I	1.00	١
1	RAMB18E1 only	1	1	1		I		1		I
+		+		+		+		+-		+

4. DSP

-----



## Summary

- Refer to FPGA architecture and its basic components (e.g., slice, LUT, BRAM, DSP)
- You may check the utilization report for different labs (especially Labs 5, 6, 7 and 8)
- There are limited resources
  - True for any practical hardware (software) implementation
  - Skilled designers can manage to realize efficient designs