



CT Verilog Series

Fundamental Concepts for Verilog HDL

黃稚存

Chih-Tsun Huang

cthuang@cs.nthu.edu.tw



國立清華大學
資訊工程學系

聲明

- ◎ 本課程之內容 (包括但不限於教材、影片、圖片、檔案資料等)，僅供修課學生個人合理使用，非經授課教師同意，不得以任何形式轉載、重製、散布、公開播送、出版或發行本影片內容 (例如將課程內容放置公開平台上，如 Facebook, Instagram, YouTube, Twitter, Google Drive, Dropbox 等等)。如有侵權行為，需自負法律責任。

Software Programming \neq Hardware Description

Software Programming Language

- ⦿ Executed on a specific hardware
 - ◆ CPUs (central processing units)
 - ◆ DSP (digital signal processors)
 - ◆ GPUs (graphic processing units)


Hardware Description Language (HDL)

- ◉ Highly portable and readable
- ◉ High-level descriptive styles
- ◉ Hardware concurrency
- ◉ Rapid prototyping and synthesis

合成

- ◉ Using HDL

- ◆ **Coding**: to design/describe hardware design
 - ▣ Design first, coding second
 - ▣ **Synthesizable** (RTL) Verilog code
- ◆ **Simulation**: to simulate the hardware behavior
 - ▣ **Event-based** simulation for the efficiency
 - ▣ **Simulated parallel execution** of instances and always/initial blocks
- ◆ **Synthesis**: to implement the design with IC gates/cells, or FPGAs



RTL
(register transfer level)

$R1 \leftarrow R2 + R3$

Software vs. Hardware Description

Software	Hardware
Sequential Statements	Parallel Constructs; Timing


Spatial Information

Temporal Information


- How to model the **parallel behavior** and **timing behavior** in HW Description Language?

Software vs. Hardware on Development Concept

SW Programming Language




HW Description Language



Software vs. Hardware on Development Cycle

SW vs. HW



Flowchart, Block Diagram
Finite-State Machine, etc.

Coding Style,
Revision Control

Test Patterns (Testbench; Test Stimulus)
Regression Test

Summary for Logic Design Modeling and Implementation

- ⦿ Plan your design first with block diagrams (and finite-state machines) and then construct Verilog codes
- ⦿ Verilog RTL coding philosophy is not the same as software programming
 - ◆ Every Verilog RTL construct has its own logic mapping (for synthesis)
 - ◆ You have to understand the concepts of Verilog simulation
 - ◆ You have to write synthesizable RTL codes