

# SMT-based Bounded Model Checking for Multi-threaded Software in Embedded Systems

Lucas Cordeiro

lcc08r@ecs.soton.ac.uk

# Embedded systems are ubiquitous School of Electronics and Computer Science but their verification becomes more difficult.


- functionality demanded increased significantly
  - peer reviewing and testing
- multi-core processors with scalable shared memory
  - but software model checkers focus on single-threaded or multithreaded with message passing

```
void *threadA(void *arg) {
                                  void *threadB(void *arg) {
 lock(&mutex);
                                    lock(&mutex);
 X++;
                                      v = 1) lock(&lock); (CS2)
 if (x == 1) lock(\&lock);
 unlock(&mutex); (CS1)
                            Deadlock ock(&mutex);
 lock(&mutex);
                                      κ(αmutex);
 X--;
 if (x == 0) unlock(&lock);
                                    if (y == 0) unlock(&lock);
                                    unlock(&mutex);
 unlock(&mutex);
```

#### **Bounded Model Checking (BMC)**



Basic Idea: check negation of given property up to given depth



- transition system M unrolled k times
  - for programs: unroll loops, unfold arrays, ...
- translated into verification condition  $\psi$  such that  $\psi$  satisfiable iff  $\phi$  has counterexample of max. depth k
- has been applied successfully to verify (sequential) software

#### **BMC** of Multi-threaded Software



- concurrency bugs are tricky to reproduce/debug because they usually occur under specific thread interleavings
  - most common errors: 67% related to atomicity and order violations, 30% related to deadlock [Lu et al.'08]
- problem: the number of interleavings grows exponentially with the number of threads (n) and program statements (s)
  - number of executions: O(n<sup>s</sup>)
  - context switches among threads increase the number of possible executions
- two important observations help us:
  - concurrency bugs are shallow [Qadeer&Rehof'05]
  - SAT/SMT solvers produce unsatisfiable cores that allow us to remove possible undesired models of the system





#### **Exploit SMT to extend BMC of embedded software**

- exploit SMT solvers to:
  - encode full ANSI-C into the different background theories
  - prune the property and data dependent search space
  - remove interleavings that are not relevant by analyzing the proof of unsatisfiability
- propose three approaches to SMT-based BMC:
  - lazy exploration of the interleavings
  - schedule guards to encode all interleavings
  - underapproximation and widening (UW) [Grumberg et al.'05]
- evaluate our approaches implemented in ESBMC over embedded software applications

#### Agenda



- SMT-based BMC for Embedded ANSI-C Software
- Verifying Multi-threaded Software
- Implementation of ESBMC
- Integrating ESBMC into Software Engineering Practice
- Conclusions and Future Work

## **Satisfiability Modulo Theories (1)**



SMT decides the **satisfiability** of first-order logic formulae using the combination of different **background theories** ( $\Rightarrow$  building-in operators).

Theory	Example
Equality	$x_1=x_2 \land \neg (x_1=x_3) \Rightarrow \neg (x_1=x_3)$
Bit-vectors	(b >> i) & 1 = 1
Linear arithmetic	$(4y_1 + 3y_2 \ge 4) \lor (y_2 - 3y_3 \le 3)$
Arrays	$(j = k \land a[k]=2) \Rightarrow a[j]=2$
Combined theories	$(j \le k \land a[j]=2) \Rightarrow a[i] < 3$

#### **Satisfiability Modulo Theories (2)**



- Given
  - a decidable  $\Sigma$ -theory T
  - a quantifier-free formula φ

 $\varphi$  is **T-satisfiable** iff  $T \cup \{\varphi\}$  is satisfiable, i.e., there exists a *structure* that *satisfies* both *formula* and *sentences* of T

- Given
  - − a set  $\Gamma \cup \{\phi\}$  of first-order formulae over T
  - $\varphi$  is a *T*-consequence of  $\Gamma$  ( $\Gamma \models_T \varphi$ ) iff *every model of*  $T \cup \Gamma$  is also a *model of*  $\varphi$
- Checking  $\Gamma \models_{\mathcal{T}} \varphi$  can be reduced in the usual way to checking the T-satisfiability of  $\Gamma \cup \{\neg \varphi\}$

# Satisfiability Modulo Theories (3)



 let a be an array, b, c and d be signed bit-vectors of width 16, 32 and 32 respectively, and let g be an unary function.

$$g (select (store (a, c, 12)), SignExt (b, 16) + 3)$$
  
 $\neq g (SignExt (b, 16) - c + 4) \land SignExt (b, 16) = c - 3 \land c + 1 = d - 4$ 

**b'** extends **b** to the signed equivalent bit-vector of size 32

$$step 1: g(select(store(a, c, 12), b'+3)) \neq g(b'-c+4) \land b' = c-3 \land c+1 = d-4$$

replace b' by c-3 in the inequality

$$step \ 2: g(select(store(a, c, 12), c - 3 + 3)) \neq g(c - 3 - c + 4) \land c - 3 = c - 3 \land c + 1 = d - 4$$

using facts about bit-vector arithmetic

step 3: 
$$g(select(store(a, c, 12), c)) \neq g(1) \land c - 3 = c - 3 \land c + 1 = d - 4$$

## Satisfiability Modulo Theories (4)



$$step 3: g(select(store(a, c, 12), c)) \neq g(1) \land c - 3 = c - 3 \land c + 1 = d - 4$$

applying the theory of arrays

step 4: 
$$g(12) \neq g(1) \land c - 3 \land c + 1 = d - 4$$

The function g implies that for all x and y, if x = y, then g(x) = g(y) (congruence rule).

step 
$$5 : SAT (c = 5, d = 10)$$

- SMT solvers also apply:
  - standard algebraic reduction rules
  - contextual simplification


$$r \land false \mapsto false$$


$$a = 7 \land p(a) \mapsto a = 7 \land p(7)$$

## **Software BMC using ESBMC**



- program modelled as state transition system
  - state: program counter and program variables
  - derived from control-flow graph
  - checked safety properties give extra nodes
- program unfolded up to given bounds
  - loop iterations
  - context switches
- unfolded program optimized to reduce blow-up
  - constant propagation crucial
  - forward substitutions





#### **Software BMC using ESBMC**



- program modelled as state transition system
  - state: program counter and program variables
  - derived from control-flow graph
  - checked safety properties give extra nodes
- program unfolded up to given bounds
  - loop iterations
  - context switches
- unfolded program optimized to reduce blow-up
  - constant propagationforward substitutions
- front-end converts unrolled and optimized program into SSA

```
int main() {
  int a[2], i, x;
  if (x==0)
   a[i]=0;
  else
   a[i+2]=1;
  assert(a[i+1]==1);
}
```



```
g_1 = x_1 == 0

a_1 = a_0 WITH [i_0:=0]

a_2 = a_0

a_3 = a_2 WITH [2+i_0:=1]

a_4 = g_1 ? a_1: a_3

t_1 = a_4 [1+i_0] == 1
```

#### Software BMC using ESBMC



- program modelled as state transition system
  - state: program counter and program variables
  - derived from control-flow graph
  - checked safety properties give extra nodes
- program unfolded up to given bounds
  - loop iterations
  - context switches
- unfolded program optimized to reduce blow-up
  - constant propagationforward substitutions
- front-end converts unrolled and optimized program into SSA
- extraction of constraints C and properties P
  - specific to selected SMT solver, uses theories
- satisfiability check of C ∧ ¬P

```
int main() {
  int a[2], i, x;
  if (x==0)
   a[i]=0;
  else
   a[i+2]=1;
  assert(a[i+1]==1);
}
```



$$C := \begin{bmatrix} g_1 := (x_1 = 0) \\ \land a_1 := store(a_0, i_0, 0) \\ \land a_2 := a_0 \\ \land a_3 := store(a_2, 2 + i_0, 1) \\ \land a_4 := ite(g_1, a_1, a_3) \end{bmatrix}$$

$$P := \begin{bmatrix} i_0 \ge 0 \land i_0 < 2 \\ \land 2 + i_0 \ge 0 \land 2 + i_0 < 2 \\ \land 1 + i_0 \ge 0 \land 1 + i_0 < 2 \\ \land select(a_4, i_0 + 1) = 1 \end{bmatrix}$$

#### **Encoding of Numeric Types**



- SMT solvers typically provide different encodings for numbers:
  - abstract domains (Z, R)
  - fixed-width bit vectors (unsigned int, ...)
- verification results can depend on encodings

$$(a > 0) \land (b > 0) \Rightarrow (a + b > 0)$$

valid in abstract domains such as  $\mathbb{Z}$  or  $\mathbb{R}$ 

doesn't hold for bitvectors, due to possible overflows

- majority of VCs solved faster if numeric types are modelled by abstract domains but possible loss of precision
- ESBMC supports both types of encoding and also combines them to improve scalability and precision

# Encoding Numeric Types as Bitvectors School of Electronics and Computer Science

#### Bitvector encodings need to handle

- type casts and implicit conversions
  - arithmetic conversions implemented using word-level functions (part of the bitvector theory: Extract, SignExt, ...)
    - ▷ different conversions for every pair of types
    - □ uses type information provided by front-end
  - conversion to / from bool via if-then-else operator  $t = ite(v \neq k, true, false)$  //conversion to bool v = ite(t, 1, 0) //conversion from bool
- arithmetic over- / underflow
  - standard requires modulo-arithmetic for unsigned integer  $unsigned\_overflow \Leftrightarrow (r (r \mod 2^w)) < 2^w$
  - define error literals to detect over- / underflow for other types  $res\_op \Leftrightarrow \neg overflow(x, y) \land \neg underflow(x, y)$

#### **Floating-Point Numbers**



- over-approximate floating-point by fixed-point numbers
  - encode the integral (i) and fractional (f) parts
- **binary encoding:** get a new bit-vector b = i @ f with the same bitwidth before and after the radix point of a.

rational encoding: convert a to a rational number

$$a = \begin{cases} \left(i * p + \left(\frac{f * p}{2^n} + 1\right)\right) & \text{// } p = \text{number of decimal places} \\ p & \text{:} \quad f \neq 0 \end{cases}$$

$$i : \text{otherwise}$$

#### **Encoding of Pointers**



- arrays and records / tuples typically handled directly by SMT-solver
- pointers modelled as tuples

Store object at position 0

```
int main() {
  int a[2], i, x, *p;
  p=a;
  if (x==0)
  a[i]=0;
  else
  a[i+1]=1;
  assert(*(p+2)==1);
}
```

```
p_{1} := store(p_{0}, 0, &a[0])
 \land p_{2} := store(p_{1}, 1, 0)
 \land g_{2} := (x_{2} = 2)
 \land a_{1} := store(a_{0}, i_{0})
 Store index at position 1
 Update index (a_{2}, 1 + i_{0}, 1)
 \land a_{4} := ite(x_{1}, a_{1}, a_{3})
 \land p_{3} := store(p_{2}, 1, select(p_{2}, 1) + 2)
```

#### **Encoding of Pointers**



- arrays and records / tuples typically handled directly by SMT-solver
- pointers modelled as tuples

```
int main() {
  int a[2], i, x, *p;
  p=a;
  if (x==0)
  a[i]=0;
  else
  a[i+1]=1;
  assert(*(p+2)==1);
} negation satisfiable
  (a[2] unconstrained)
  ⇒ assert fails
  (a[2] = 1)
  (a[2] = 1)
```

#### **Encoding of Memory Allocation**



- model memory just as an array of bytes (array theories)
  - read and write operations to the memory array on the logic level
- each dynamic object d<sub>o</sub> consists of
  - m memory array

  - $-\rho \triangleq \text{unique identifier}$
  - υ  $\triangleq$  indicate whether the object is still alive
- to detect invalid reads/writes, we check whether
  - $-d_o$  is a dynamic object
  - i is within the bounds of the memory array

$$l_{is\_dynamic\_object} \iff \left( \bigvee_{j=1}^{k} d_o . \rho = j \right) \land \left( 0 \le i < n \right)$$

#### **Encoding of Memory Allocation**



- to check for invalid objects, we
  - set varphi to *true* when the function *malloc* is called ( $d_o$  is alive)
  - set v to *false* when the function *free* is called ( $d_o$  is not longer alive)

$$I_{valid\_object} \Leftrightarrow (I_{is\_dynamic\_object} \Rightarrow d_o. v)$$

- to detect forgotten memory, at the end of the (unrolled) program we check
  - whether the  $d_o$  has been deallocated by the function *free*

$$I_{deallocated\_object} \Leftrightarrow (I_{is\_dynamic\_object} \Rightarrow \neg d_o. v)$$





#### **Example of Memory Allocation**



```
#include <stdlib.h>
void main() {
              char *p = malloc(5); // \rho = 1
              char *q = malloc(5); // \rho = 2
                                                                                                                                                                                                                                                                                                                        P:= \left( \neg d_{o1}.\nu \wedge \neg d_{o2}.\nu \neg d_{o3}.\nu \right)
              p=q;
              free(p)
              p = malloc(5); 	 // \rho = 3
             free(p)
 \begin{array}{l} \label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_cont
```

#### **Example of Memory Allocation**



```
#include <stdlib.h>
void main() {
 char *p = malloc(5); // \rho = 1
 char *q = malloc(5); // \rho = 2
                                P := \left( \neg d_{o1} \cdot v \wedge \neg d_{o2} \cdot v \neg d_{o3} \cdot v \right)
 p=q;
 free(p)
 p = malloc(5); 	 // \rho = 3
 free(p)
```



#### **Evaluation**



- Goal: compare efficiency of different SMT-solvers
  - CVC3 (2.2)
  - Boolector (1.4)
  - Z3 (2.11)
- Set-up:
  - identical ESBMC front-end, individual back-ends
  - operations not supported by SMT-solvers are axiomatized
  - standard desktop PC, time-out 3600 seconds



			CVC	3	Воо	lec	tor	Z3	
Module	#L	#P	Time	Error	Time		Error	Time	Error
lines of code	43 43	1.	num propertie	ber o		<b>2)</b> 1)	0 0	<b>2</b> (3) <b>265</b> (269)	0 0
SelectionSort (n=35) (n=140)	34 34	17 17	M <sub>b</sub> (209)	1	<b>161</b> (17	( <b>1)</b> (1)	0 0	<b>1 (1)</b> 165 (173)	0 0
InsertionSort (n=35) (n=140)	86 86	17 17	4 (5) <b>194</b> (283)	0	<b>3</b> (350 (21	(3		MT-LIB	0
Prim		8	F (0)	0	<1 (<	:1)		t <u>erface</u> < ( < 1 )	0
StrCmp	SI.	ze (	of arrays	0	195 (25	57)	0	35 (46)	0
MinMax	19	9	T <sub>b</sub> (Mb)	1	42	1	0	<b>6</b> (7)	0
Ims	258	23	<b>225</b> (324)	0	303	n	ative	API	0
Bitwise	18	1	<b>3</b> (6)	0	7 (	(8)	0	30 (26)	0
adpcm_encode	149	12	6 (26)	0	6 (	(6)	0	6 (6)	0
adpcm_decode	111	10	3 (27)	0	3 (	(3)	0	3 (3)	0



			CVC	3	Boolec	tor	Z3	
Module	#L	#P	Time	Error	Time	Error	Time	Error
BubbleSort (n=35)	43	17	17 (5)	0	2 (2)	0	<b>2</b> (3)	0
(n=140)	43	17	$M_b(M_b)$	1	282 (311)	0	<b>265</b> (269)	0
SelectionSort (n=35)	34	17	18 (3)	0	1 (1)	0	1 (1)	0
(n=140)	34	17	$M_{b}$ (209)	1	<b>161</b> (171)	0	165 (173)	0
InsertionSort (n=35)	8	All s	SMT-solv	ers ca	n	0	3 (3)	0
(n=140)	Q		handle the VCs from the			0	212 (222)	0
Prim	7		bedded a			0	<1 (<1)	0
StrCmp	14	9	J <del>4</del> )	U	1 <del>9</del> 3 (231)	0	35 (46)	0
MinMax	1,9		T <sub>b</sub> (Mb)	1	42 (7)	0	<b>6</b> (7)	0
Ims	_38	23	<b>225</b> (324)	0	303 (307)	0	306 (307)	0
Bitwise	18	1	3 (6)	0	7 (8)	0	30 (26)	0
adpcm_encode	149	12	6 (26)	0	6 (6)	0	6 (6)	0
adpcm_decode	111	10	3 (27)	0	3 (3)	0	3 (3)	0



			CVC	3	Boolec	tor	Z3	
Module	#L	#P	Time	Erro	CVC	3 doe	sn't scale	rror
BubbleSort (n=35)	43	17	17 (5)	01	that v	vell ai	nd runs	0
(n=140)	43	17	$M_b(M_b)$	- 1	<sup>2§</sup> out o	f men	nory and	0
SelectionSort (n=35)	34	17	18 (3)	0	time		•	0
(n=140)	34	17	M <sub>b</sub> (209)	1	<b>161</b> (171)	U	165 (1/3)	0
InsertionSort (n=35)	86	17	4 (5)	0,	3 (3)	0	3 (3)	0
(n=140)	86	17	<b>194</b> (283)	0	350 (219)	0	212 (222)	0
Prim	79	30	5 (2)	,'0	<1 (<1)	0	<1 (<1)	0
StrCmp	14	6	<b>11</b> (454)	, 0	195 (257)	0	35 (46)	0
MinMax	19	9	T <sub>b</sub> (Mb)	1	42 (7)	0	<b>6</b> (7)	0
Ims	258	23	<b>225</b> (324)	0	303 (307)	0	306 (307)	0
Bitwise	18	1	3 (6)	0	7 (8)	0	30 (26)	0
adpcm_encode	149	12	6 (26)	0	6 (6)	0	6 (6)	0
adpcm_decode	111	10	3 (27)	0	3 (3)	0	3 (3)	0



				Z3 rough	ly \		.01	Z3	
Module	compa advant			rith some		Time	Error	Time	Error
BubbleSort (	auvani N	ayes 				2 (2)	0	2 (3)	0
(1	n=140)	43	17	$M_b(M_b)$	1	282 (311)	0	265 (269)	0
SelectionSor	t (n=35)	34	17	18 (3)	0	1 (1)	0	1 (1)	0
	(n=140)	34	17	M <sub>b</sub> (209)	1	161 (171)	0	165 (173)	0
InsertionSort	(n=35)	86	17	4 (5)	0	3 (3)	0	3 (3)	0
	(n=140)	86	17	<b>194</b> (283)	0	350 (219)	0	212 (222)	0
Prim		79	30	5 (2)	0	<1 (<1)	0	<1 (<1)	0
StrCmp		14	6	<b>11</b> (454)	0	195 (257)	0	35 (46)	0
MinMax		19	9	T <sub>b</sub> (Mb)	1	42 (7)	0	6 (7)	0
lms		258	23	<b>225</b> (324)	0	303 (307)	0	306 (307)	0
Bitwise		18	1	<b>3</b> (6)	0	7 (8)	0	30 (26)	0
adpcm_enco	de	149	12	6 (26)	0	6 (6)	0	6 (6)	0
adpcm_deco	de	111	10	3 (27)	0	3 (3)	0	3 (3)	0



The native API is slightly

faster than the	T-L	IB (C:	3	Boolec	tor	Z3		
Mo interface				Frror	Time	Error	Time	Error
BubbleSort (n=35)	43	17	17 (5)	9	2 (2)	0	<b>2</b> (3)	0
(n=140)	43	17	$M_b(M_b)$	1	<b>282</b> (311)	0	<b>265</b> (269)	0
SelectionSort (n=35)	34	17	18 (3)	0	1 (1)	0	1 (1)	0
(n=140)	34	17	$M_b$ (209)	1	<b>161</b> (171)	0	<b>165</b> (173)	0
InsertionSort (n=35)	86	17	<b>4</b> (5)	0	3 (3)	0	3 (3)	0
(n=140)	86	17	<b>194</b> (283)	0	350 (219)	0	<b>212</b> (222)	0
Prim	79	30	5 (2)	0	<1 (<1)	0	<1 (<1)	0
StrCmp	14	6	<b>11</b> (454)	0	<b>195</b> (257)	0	<b>35</b> (46)	0
MinMax	19	9	T <sub>b</sub> (Mb)	1	42 (7)	0	<b>6</b> (7)	0
Ims	258	23	<b>225</b> (324)	0	<b>303</b> (307)	0	<b>306</b> (307)	0
Bitwise	18	1	<b>3</b> (6)	0	7 (8)	0	30 (26)	0
adpcm_encode	149	12	6 (26)	0	6 (6)	0	6 (6)	0
adpcm_decode	111	10	<b>3</b> (27)	0	3 (3)	0	3 (3)	0



The native API is slightly

faster than the			$\mathcal{O}_{i}$	3	Boolector		Z3	
Mo interface, but	not a	alw.	ays	rror	Time	Error	Time	Error
BubbleSort (n=35)	43	17	<b>17</b> (5)	9	2 (2)	0	<b>2</b> (3)	0
(n=140)	43	17	$M_b(M_b)$	1	<b>282</b> (311)	0	<b>265</b> (269)	0
SelectionSort (n=35)	34	17	<b>18</b> (3)	0	1 (1)	0	1 (1)	0
(n=140)	34	17	M <sub>b</sub> (209)	1	<b>161</b> (171)	0	<b>165</b> (173)	0
InsertionSort (n=35)	86	17	<b>4</b> (5)	0	3 (3)	0	3 (3)	0
(n=140)	86	17	<b>194</b> (283)	0	<b>350</b> (219)	0	<b>212</b> (222)	0
Prim	79	30	<b>5</b> (2)	0	<1 (<1)	0	<1 (<1)	0
StrCmp	14	6	<b>11</b> (454)	0	<b>195</b> (257)	0	<b>35</b> (46)	0
MinMax	19	9	T <sub>b</sub> (Mb)	1	<b>42</b> (7)	0	<b>6</b> (7)	0
Ims	258	23	<b>225</b> (324)	0	<b>303</b> (307)	0	<b>306</b> (307)	0
Bitwise	18	1	<b>3</b> (6)	0	<b>7</b> (8)	0	<b>30</b> (26)	0
adpcm_encode	149	12	6 (26)	0	6 (6)	0	6 (6)	0
adpcm_decode	111	10	<b>3</b> (27)	0	3 (3)	0	3 (3)	0

- SMT-based BMC for C, built on top of CVC3 (hard-coded)
  - limited coverage of language
- Goal: compare efficiency of encodings

		ESE	BMC	SMT-CBMC	
Module		Z3	CVC3	CVC3	
BubbleSort	(n=35) (n=140)	<1 (<1) 259 (265)	$\begin{array}{c} 2 \ (2) \\ M_b \ (M_b) \end{array}$	100 MO	
SelectionSort	(n=35) (n=140)	<1 (<1) 157 (162)	<1 (<1) 160 (193)	T T	
BellmanFord		<1 (<1)	<1 (<1)	43	
Prim		<1 (<1)	<1 (<1)	96	
StrCmp		27 (38)	7 (261)	Т	
SumArray		25 (<1)	<1 (108)	98	
MinMax		6 (6)	$T_b (M_b)$	65	

- SMT-based BMC for C, built on top of CVC3 (hard-coded)
  - limited coverage of language

• Goal: compare efficiency of All bonchmarks taken

		All benchmarks taken					
		froi	m SMT-C	BMC suite			
Module		Z3	CVC3	CVC3			
BubbleSort	(n=35) (n=140)	<1 (<1) 259 (265)	2 (2) M <sub>b</sub> (M <sub>b</sub> )	100 MO			
SelectionSort	(n=35) (n=140)	<1 (<1) 157 (162)	<1 (<1) 160 (193)	T T			
BellmanFord		<1 (<1)	<1 (<1)	43			
Prim		<1 (<1)	<1 (<1)	96			
StrCmp		27 (38)	7 (261)	Т			
SumArray		25 (<1)	<1 (108)	98			
MinMax		6 (6)	$T_b (M_b)$	65			

- SMT-based BMC for C, built on top of CVC3 (hard-coded)
  - limited coverage of language
- Goal: compare efficiency of encodings

		ESE	BMC	SMT-CBMC	
	Module	Z3	CVC3	CVC3	
	BubbleSort (n=35)	(<1)	<b>2</b> (2)	100	
F.	SBMC substantially	faster	$M_b (M_b)$	MO	
	en with identical so	<b>&lt;1</b> (<1)	Т		
	probably better enc		<b>160</b> (193)	Т	
		oding )	<b>&lt;1</b> (<1)	43	
	Prim	<1 (<1)	<b>&lt;1</b> (<1)	96	
	StrCmp	<b>7</b> (261)	Т		
	SumArray	25 (<1)	<b>&lt;1</b> (108)	98	
	MinMax	6 (6)	$T_b (M_b)$	65	

- SMT-based BMC for C, built on top of CVC3 (hard-coded)
  - limited coverage of language
- Goal: compare efficiency of encodings

	ESE	BMC	SMT-CBMC
Module	Z3	CVC3	CVC3
BubbleSort (0)	<1 (<1) 259 (265)	2 (2) M <sub>b</sub> (M <sub>b</sub> )	100 MO
3 uniformly etter than CVC3	<1 (<1) <b>157 (162)</b>	<1 (<1) 160 (193)	T T
BellmanFord	<1 (<1)	<1 (<1)	43
Prim	<1 (<1)	<1 (<1)	96
StrCmp	27 (38)	7 (261)	Т
SumArray	25 (<1)	<1 (108)	98
MinMax	6 (6)	$T_b (M_b)$	65

#### **Agenda**




- SMT-based BMC for Embedded ANSI-C Software
- Verifying Multi-threaded Software
- Implementation of ESBMC
- Integrating ESBMC into Software Engineering Practice
- Conclusions and Future Work

### Lazy exploration of interleavings



Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving




reused/extended from the Cprover framework

# Lazy exploration of interleavings



# Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving



### Lazy exploration of interleavings



- Main steps of the algorithm:
- 1. Initialize the stack with the initial node  $v_0$  and the initial path  $\pi_0 = \langle v_0 \rangle$
- 2. If the stack is empty, terminate with "no error".
- 3. Pop the current node  $\nu$  and current path  $\pi$  off the stack and compute the set  $\nu$  of successors of  $\nu$  using rules R1-R8.
- 4. If  $\upsilon$ ' is empty, derive the VC  $\varphi_k^{\pi}$  for  $\pi$  and call the SMT solver on it. If  $\varphi_k^{\pi}$  is satisfiable, terminate with "error"; otherwise, goto step 2.
- 5. If  $\upsilon$ ' is not empty, then for each node  $\upsilon \in \upsilon$ ', add  $\upsilon$  to  $\pi$ , and push node and extended path on the stack. goto step 3.

computation path 
$$\pi = \{v_1, ... v_n\}$$

$$\varphi_k^{\pi} = I(s_0) \land R(s_0, s_1) \land ... \land R(s_{k-1}, s_k) \land \neg \phi_k$$
bound

#### **Running Example**



- the program has sequences of operations that need to be protected together to avoid atomicity violation
  - requirement: the region of code (val1 and val2) should execute atomically

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 0
mutexes: m1=0; m2=0;
global variables: val1=0; val2=0;
local variabes: t1= -1; t2= -1;
```

A state  $s \in S$  consists of the value of the program counter pc and the values of all program variables

```
13: lock(m1);

13: lock(m2);

14: t2 = val2;

15: unlock(m2);

16: assert(t2==(t1+1));
```



```
statements:
val1-access:
val2-access:
```

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 0
mutexes: m1=0; m2=0;
global variables: val1=0; val2=0;
local variabes: t1=-1; t2=-1;
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



```
statements: 1 val1-access: val2-access:
```

```
Thread twoStage

1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 1
mutexes: m1=1; m2=0;
global variables: val1=0; val2=0;
```

```
local variabes: t1 = -1; t2 = -1;
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2

val1-access: W<sub>twoStage,2</sub>

val2-access:

write access to the shared variable *val1* in statement *2* of the thread *twoStage* 

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

#### program counter: 2

```
mutexes: m1=1; m2=0; global variables: val1=1; val2=0; local variabes: t1=-1; t2=-1;
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



```
statements: 1-2-3
```

val1-access: W<sub>twoStage,2</sub>

val2-access:

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

#### program counter: 3

```
mutexes: m1=0; m2=0;
global variables: val1=1; val2=0;
local variabes: t1=-1; t2=-1;
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



```
statements: 1-2-3-7
```

val1-access: W<sub>twoStage,2</sub>

val2-access:

#### program counter: 7

```
mutexes: m1=1; m2=0;
global variables: val1=1; val2=0;
```

*local variabes:* t1= -1; t2= -1;

```
Thread reader

7: lock(m1);

8: if (val1 == 0) {

9: unlock(m1);

10: return NULL; }

11: t1 = val1;

12: unlock(m1);

13: lock(m2);

14: t2 = val2;

15: unlock(m2);

16: assert(t2==(t1+1));
```

#### Lazy exploration: interleaving la

Southampton School of Electronics

statements: 1-2-3-7-8

val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub>

val2-access:

read access to the shared variable *val1* in statement 8 of the thread *reader* 

#### program counter: 8

mutexes: m1=1; m2=0; global variables: val1=1; val2=0; local variabes: t1=-1; t2=-1;

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



```
statements: 1-2-3-7-8-11
```

val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub>

val2-access:

#### program counter: 11

mutexes: m1=1; m2=0;

global variables: val1=1; val2=0;

local variabes: **t1= 1**; t2= -1;

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }

11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



```
statements: 1-2-3-7-8-11-12
```

val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub>

val2-access:

#### program counter: 12

mutexes: **m1=0**; m2=0;

global variables: val1=1; val2=0;

*local variabes:* t1 = 1; t2 = -1;

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;

12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



```
statements: 1-2-3-7-8-11-12
```

local variabes: t1 = 1; t2 = -1;

val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub>

val2-access:

```
Thread reader
  Thread twoStage
                                   7: lock(m1);
  1: lock(m1);
                         CS1
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
  4: lock(m2); ←
                                   10: return NULL; }
                          CS2
  5: val2 = val1 + 1;
                                   11: t1 = val1;
  6: unlock(m2);
                                   ·12: unlock(m1);
                                   13: lock(m2);
                                   14: t2 = val2;
program counter: 4
                                   15: unlock(m2);
mutexes: m1=0; m2=0;
                                   16: assert(t2 = = (t1+1));
global variables: val1=1; val2=0;
```



```
statements: 1-2-3-7-8-11-12-4 val1-access: W_{twoStage,2} - R_{reader,8} - R_{reader,11} val2-access:
```

```
Thread reader
  Thread twoStage
  1: lock(m1);
                                   7: lock(m1);
                          CS1
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
 4: lock(m2); ←
                                   10: return NULL; }
                          CS2
  5: val2 = val1 + 1;
                                   11: t1 = val1;
  6: unlock(m2);
                                   12: unlock(m1);
                                   13: lock(m2);
                                   14: t2 = val2;
program counter: 4
                                   15: unlock(m2);
mutexes: m1=0; m2=1;
                                   16: assert(t2 = = (t1+1));
global variables: val1=1; val2=0;
local variabes: t1 = 1; t2 = -1;
```



```
statements: 1-2-3-7-8-11-12-4-5
```

val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub> - R<sub>twoStage,5</sub>

val2-access: W<sub>twoStage,5</sub>

```
Thread reader
  Thread twoStage
  1: lock(m1);
                                   7: lock(m1);
                         CS1
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
  4: lock(m2); ←
                                   10: return NULL; }
                          CS2
 5: val2 = val1 + 1;
                                   11: t1 = val1;
  6: unlock(m2);
                                   12: unlock(m1);
                                   13: lock(m2);
                                   14: t2 = val2;
program counter: 5
                                   15: unlock(m2);
mutexes: m1=0; m2=1;
                                   16: assert(t2 = = (t1+1));
global variables: val1=1; val2=2;
local variabes: t1 = 1; t2 = -1;
```



```
statements: 1-2-3-7-8-11-12-4-5-6
```

val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub> - R<sub>twoStage,5</sub>

val2-access: W<sub>twoStage,5</sub>

local variabes: t1 = 1; t2 = -1;

```
Thread reader
  Thread twoStage
                                   7: lock(m1);
  1: lock(m1);
                         CS1
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
  4: lock(m2); ←
                                   10: return NULL; }
                          CS2
  5: val2 = val1 + 1;
                                   11: t1 = val1;
  6: unlock(m2);
                                   12: unlock(m1);
                                   13: lock(m2);
                                   14: t2 = val2;
program counter: 6
                                   15: unlock(m2);
mutexes: m1=0; m2=0;
                                   16: assert(t2 = = (t1+1));
global variables: val1=1; val2=2;
```



```
statements: 1-2-3-7-8-11-12-4-5-6
```

val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub> - R<sub>twoStage,5</sub>

val2-access: W<sub>twoStage,5</sub>

local variabes: t1 = 1; t2 = -1;

```
Thread reader
  Thread twoStage
                                   7: lock(m1);
  1: lock(m1);
                         CS1
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
  4: lock(m2); ←
                                   10: return NULL; }
                          CS2
  5: val2 = val1 + 1;
                                   11: t1 = val1;
  6: unlock(m2); —
                                  ·12: unlock(m1);
                       CS3
                                   13: lock(m2);
                                   14: t2 = val2;
program counter: 13
                                   15: unlock(m2);
mutexes: m1=0; m2=0;
                                   16: assert(t2 = = (t1+1));
global variables: val1=1; val2=2;
```



```
statements: 1-2-3-7-8-11-12-4-5-6-13 val1\text{-access: }W_{twoStage,_2}\text{-}R_{reader,_8}\text{-}R_{reader,_{11}}\text{-}R_{twoStage,_5}
```

val2-access: W<sub>twoStage,5</sub>

```
Thread reader
  Thread twoStage
                                   7: lock(m1);
  1: lock(m1);
                         CS1
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
                                   10: return NULL; }
  4: lock(m2); ←
                          CS2
  5: val2 = val1 + 1;
                                   11: t1 = val1;
  6: unlock(m2); —
                                   ·12: unlock(m1);
                        CS3
                                  +13: lock(m2);
                                   14: t2 = val2;
program counter: 13
                                   15: unlock(m2);
mutexes: m1=0; m2=1;
                                   16: assert(t2 = = (t1+1));
global variables: val1=1; val2=2;
local variabes: t1 = 1; t2 = -1;
```

# Lazy exploration: interleaving Is



```
statements: 1-2-3-7-8-11-12-4-5-6-13-14
val1-access: W<sub>twoStage,2</sub> - R<sub>reader,2</sub> - R<sub>reader,11</sub> - R<sub>twoStage,5</sub>
val2-access: W<sub>twoStage,5</sub> - R<sub>reader,14</sub>
                                                    Thread reader
  Thread twoStage
```

```
7: lock(m1);
1: lock(m1);
                       CS1
2: val1 = 1;
                                 8: if (val1 == 0) {
3: unlock(m1);
                                 9: unlock(m1);
4: lock(m2); ←
                                 10: return NULL; }
                        CS2
5: val2 = val1 + 1;
                                 11: t1 = val1;
6: unlock(m2); —
                                 ·12: unlock(m1);
                     CS3
                                 -13: lock(m2);
                                14: t2 = val2;
                                 15: unlock(m2);
                                 16: assert(t2 = = (t1+1));
```

#### program counter: 14

mutexes: m1=0; m2=1;

global variables: val1=1; val2=2;

*local variabes:* t1 = 1; **t2 = 2**;



```
statements: 1-2-3-7-8-11-12-4-5-6-13-14-15
val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub> - R<sub>twoStage,5</sub>
```

val2-access: W<sub>twoStage,5</sub> - R<sub>reader,14</sub>

```
Thread reader
  Thread twoStage
  1: lock(m1);
                                   7: lock(m1);
                         CS1
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
  4: lock(m2); ←
                                   10: return NULL; }
                          CS2
  5: val2 = val1 + 1;
                                   11: t1 = val1;
  6: unlock(m2); —
                                   ·12: unlock(m1);
                       CS3
                                   13: lock(m2);
                                   14: t2 = val2;
program counter: 15
                                  15: unlock(m2);
mutexes: m1=0; m2=0;
                                   16: assert(t2 = = (t1+1));
global variables: val1=1; val2=2;
local variabes: t1 = 1; t2 = 2;
```



```
statements: 1-2-3-7-8-11-12-4-5-6-13-14-15-16
```

```
val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub> - R<sub>twoStage,5</sub>
```

val2-access: W<sub>twoStage,5</sub> - R<sub>reader,14</sub>

```
Thread reader
 Thread twoStage
 1: lock(m1);
                              7: lock(m1);
                     CS1
 2: val1 = 1;
                              8: if (val1 == 0) {
 3: unlock(m1);
                              9: unlock(m1);
 4: lock(m2); ←
                              10: return NULL; }
                      CS2
 5: val2 = val1 + 1;
                              11: t1 = val1;
 6: unlock(m2); —
                             ·12: unlock(m1);
                    CS3
                              13: lock(m2);
                              14: t2 = val2;
program counter: 16
                              15: unlock(m2);
mutexes: m1=0; m2=0;
local variabes: t1 = 1; t2 = 2;
```



```
statements: 1-2-3-7-8-11-12-4-5-6-13-14-15-16
```

```
val1-access: W<sub>twoStage,2</sub> - R<sub>reader,8</sub> - R<sub>reader,11</sub> - R<sub>twoStage,5</sub>
```

val2-access: W<sub>twoStage,5</sub> - R<sub>reader,14</sub>

```
Thread reader
Thread twoStage
1: lock(m1);
                                  7: lock(m1);
                        CS1
2: val1 = 1;
                                  8: if (val1 == 0) {
3: unlock(m1);
                                  9: unlock(m1);
4: lock(m2); ←
                                  10: return NULL; }
                        CS2
5: val2 = val1 + 1;
                                  11: t1 = val1;
6: unlock(m2); —
                                 -12: unlock(m1);
                      CS3
                                  13: lock(m2);
                                  14: t2 = val2;
                                  15: unlock(m2);
QF formula is unsatisfiable,
                                  16: assert(t2 = = (t1+1));
i.e., assertion holds
```



```
statements:
val1-access:
val2-access:
```

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 0

mutexes: m1=0; m2=0;

global variables: val1=0; val2=0;

local variabes: t1=-1; t2=-1;
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2-3

val1-access: W<sub>twoStage,2</sub>

val2-access:

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

#### program counter: 3

```
mutexes: m1=0; m2=0; global variables: val1=1; val2=0; local variables: t1=-1; t2=-1;
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2-3

val1-access: W<sub>twoStage,2</sub>

val2-access:

#### program counter: 7

```
mutexes: m1=0; m2=0;
global variables: val1=1; val2=0;
local variabes: t1=-1; t2=-1;
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2-3-7-8-11-12-13-14-15-16

val1-access: W<sub>twoStage,2</sub>- R<sub>reader,8</sub>- R<sub>reader,11</sub>

val2-access: R<sub>reader,14</sub>

#### program counter: 16

mutexes: m1=0; m2=0;

global variables: val1=1; val2=0;

local variabes: **t1= 1**; **t2= 0**;

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2-3-7-8-11-12-13-14-15-16

val1-access: W<sub>twoStage,2</sub>- R<sub>reader,8</sub>- R<sub>reader,11</sub>

val2-access: R<sub>reader,14</sub>

```
Thread reader
  Thread twoStage
                          CS1
  1: lock(m1);
                                   7: lock(m1);
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
  4: lock(m2); <
                                   10: return NULL; }
  5: val2 = val1 +
                                   11: t1 = val1;
  6: unlock(m2);
                                   12: unlock(m1);
                                   13: lock(m2);
                             CS2
                                   14: t2 = val2;
program counter: 4
                                   15: unlock(m2);
mutexes: m1=0; m2=0;
                                   `16: assert(t2==(t1+1));
global variables: val1=1; val2=0;
local variabes: t1 = 1; t2 = 0;
```



```
statements: 1-2-3-7-8-11-12-13-14-15-16-4-5-6 val1-access: W_{twoStage,2}- R_{reader,8}- R_{reader,11}- R_{twoStage,5} val2-access: R_{reader,14}- W_{twoStage,5}
```

```
Thread reader
  Thread twoStage
                          CS1
  1: lock(m1);
                                   7: lock(m1);
  2: val1 = 1;
                                   8: if (val1 == 0) {
  3: unlock(m1);
                                   9: unlock(m1);
  4: lock(m2); <
                                   10: return NULL; }
  5: val2 = val1 - 
                                   11: t1 = val1;
  6: unlock(m2);
                                   12: unlock(m1);
                                   13: lock(m2);
                             CS2
                                   14: t2 = val2;
program counter: 6
                                   15: unlock(m2);
mutexes: m1=0; m2=0;
                                   `16: assert(t2==(t1+1));
global variables: val1=1; val2=2;
local variabes: t1 = 1; t2 = 0;
```



```
statements: 1-2-3-7-8-11-12-13-14-15-16-4-5-6
```


```
val1-access: W<sub>twoStage,2</sub>- R<sub>reader,8</sub>- R<sub>reader,11</sub> - R<sub>twoStage,5</sub>
```

val2-access: R<sub>reader,14</sub>- W<sub>twoStage,5</sub>

```
Thread reader
Thread twoStage
                         CS1
1: lock(m1);
                                   7: lock(m1);
2: val1 = 1;
                                   8: if (val1 == 0) {
3: unlock(m1);
                                   9: unlock(m1);
4: lock(m2); <
                                   10: return NULL; }
5: val2 = val1 + \frac{1}{2}
                                   11: t1 = val1;
6: unlock(m2);
                                   12: unlock(m1);
                                   13: lock(m2);
                            CS2
                                   14: t2 = val2;
                                   15: unlock(m2);
QF formula is satisfiable,
                                   16: assert(t2==(t1+1));
i.e., assertion does not hold
```

### Lazy Approach: State Transitions





### **Exploring the Reachability Tree**



- use a reachability tree (RT) to describe reachable states of a multi-threaded program
- each node in the RT is a tuple  $v = \left(A_i, C_i, s_i, \left\langle l_i^j, G_i^j \right\rangle_{j=1}^n \right)_i$  for a given time step i, where:
  - A<sub>i</sub> represents the currently active thread
  - C<sub>i</sub> represents the context switch number
  - $-s_i$  represents the current state
  - $l_i^j$  represents the current location of thread j
  - $G_i^j$  represents the control flow guards accumulated in thread j along the path from  $l_0^j$  to  $l_i^j$
- expand the RT by executing symbolically each instruction of the multithreaded program



**R1** (assign): If I is an assignment, we execute I, which generates  $s_{i+1}$ . We add as child to v a new node v

$$v' = (A_i, C_i, s_{i+1}, \langle l_{i+1}^j, G_i^j \rangle)_{i+1} \longrightarrow l_{i+1}^{A_i} = l_i^{A_i} + 1$$

- we have fully expanded  $\upsilon$  if
  - I within an atomic block; or
  - I contains no global variable; or
  - the upper bound of context switches  $(C_i = C)$  is reached
- if v is not fully expanded, for each thread  $j \neq A_i$  where  $G_i^j$  is enabled in  $s_{i+1}$ , we thus create a new child node

$$v_{j}' = \left(j, C_{i}+1, s_{i+1}, \left\langle l_{i}^{j}, G_{i}^{j} \right\rangle\right)_{i+1}$$



**R2 (skip):** If *I* is a *skip*-statement with target *I*, we increment the location of the current thread and continue with it. We explore no context switches:

$$v' = \left(A_i, C_i, s_i, \left\langle \underline{l_{i+1}^j, G_i^j} \right\rangle \right)_{i+1} \longrightarrow l_{i+1}^j = \begin{cases} l_i^j + 1 & : \quad j = A_i \\ l_i^j & : \quad otherwise \end{cases}$$

**R3 (unconditional goto):** If *I* is an unconditional *goto*-statement with target *I*, we set the location of the current thread and continue with it. We explore no context switches:

$$v' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, G_i^j \right\rangle \right)_{i+1}$$

$$l_{i+1}^j = \begin{cases} l : j = A_i \\ l_i^j : otherwise \end{cases}$$



**R4 (conditional goto):** If I is a conditional *goto*-statement with test c and target I, we create two child nodes v and v.

– for  $\upsilon$ ', we assume that c is *true* and proceed with the target instruction of the jump:

$$v' = \left(A_i, C_i, s_i, \left\langle \underline{l_{i+1}}^j, c \wedge G_i^j \right\rangle \right)_{i+1}$$

$$l_{i+1}^j = \begin{cases} l : j = A_i \\ l_i^j : otherwise \end{cases}$$

– for  $\upsilon$ ", we add  $\neg c$  to the guards and continue with the next instruction in the current thread

$$v'' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, \neg c \land G_i^j \right\rangle \right)_{i+1} = \begin{cases} l_i^j + 1 & : \quad j = A_i \\ l_i^j & : \quad otherwise \end{cases}$$

prune one of the nodes if the condition is determined statically



**R5 (assume):** If *I* is an *assume*-statement with argument *c*, we proceed similar to R1.

- we continue with the unchanged state  $s_i$  but add c to all guards, as described in R4
- If  $c \wedge G_i^j$  evaluates to *false*, we prune the execution path

**R6 (assert):** If *I* is an *assert*-statement with argument *c*, we proceed similar to R1.

- we continue with the unchanged state  $s_i$  but add c to all guards, as described in R4
- we generate a verification condition to check the validity of c



**R5 (start\_thread):** If *I* is a *start\_thread* instruction, we add the indicated thread to the set of active threads:

$$v' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, G_{i+1}^j \right\rangle_{j=1}^{n+1}\right)_{i+1}$$

- where  $l_{i+1}^{n+1}$  is the initial location of the thread and  $G_{i+1}^{n+1} = G_i^{A_i}$
- the thread starts with the guards of the currently active thread

**R6 (join\_thread):** If *I* is a *join\_thread* instruction with argument *Id*, we add a child node:

$$v' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, G_i^j \right\rangle \right)_{i+1}$$

- where  $l_{i+1}^{j} = l_{i}^{A_{i}} + 1$  only if the joining thread Id has exited

#### Observations about the lazy approach



- naïve but useful:
  - bugs usually manifest with few context switches [Qadeer&Rehof'05]
  - keep in memory the parent nodes of all unexplored paths only
  - exploit which transitions are enabled in a given state
  - bound the number of preemptions (C) allowed per threads
     ▷ number of executions: O(n<sup>c</sup>)
  - as each formula corresponds to one possible path only, its size is relatively small
- can suffer performance degradation:
  - in particular for correct programs where we need to invoke the SMT solver once for each possible execution path

#### **Schedule Recording**




# Idea: systematically encode all possible interleavings into one formula

- add a *fresh variable* (ts) for each context switch block (i) so that 0 < ts<sub>i</sub> ≤ number of threads
  - record in which order the scheduler has executed the program (aka scheduler guards)
  - SMT solver determines the order in which threads are simulated
- add scheduler guards only to effective statements (assignments and assertions)
  - record effective context switches (ECS)
    - > context switches to an effective statement
  - ECS block: sequence of program statements that are executed with no intervening ECS


#### **Schedule Recording: Execution Paths**





#### **Schedule Recording: Execution Paths**







statements:

twoStage-ECS:

reader-ECS:

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

**ECS block**: sequence of program statements that are executed with no intervening ECS

```
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1

twoStage-ECS: ts<sub>1,1</sub>

reader-ECS:

guarded statement can only be executed if statement 1 is scheduled in the ECS block 1

```
Thread reader
```

each program statement is then prefixed by a *schedule*  $guard ts_i = j$ , where:

- *i* is the *ECS block number*
- *j* is the *thread identifier*

```
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2

twoStage-ECS: ts<sub>1,1</sub>-ts<sub>2,2</sub>

reader-ECS:

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2-3

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ 

reader-ECS:

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2-3

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ 

reader-ECS:

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```



statements: 1-2-3-7

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ 

reader-ECS: ts<sub>7,4</sub>

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```



statements: 1-2-3-7-8

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ 

reader-ECS: ts<sub>7,4</sub>- ts<sub>8,5</sub>

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader 7: lock(m1); ts_4 == 2 8: if (val1 == 0) { ts_5 == 2 9: unlock(m1); 10: return NULL; } 11: t1 = val1; 12: unlock(m1); 13: lock(m2); 14: t2 = val2; 15: unlock(m2); 16: assert(t2==(t1+1));
```



statements: 1-2-3-7-8-11

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ 

reader-ECS: ts<sub>7,4</sub>- ts<sub>8,5</sub>-ts<sub>11,6</sub>

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader 7: lock(m1); ts_4 == 2 8: if (val1 == 0) { ts_5 == 2 9: unlock(m1); 10: return NULL; } 11: t1 = val1; ts_6 == 2 12: unlock(m1); 13: lock(m2); 14: t2 = val2; 15: unlock(m2); 16: assert(t2==(t1+1));
```



statements: 1-2-3-7-8-11-12

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ 

reader-ECS:  $ts_{7,4}$ -  $ts_{8,5}$ - $ts_{11,6}$ - $ts_{12,7}$ 

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader 7: lock(m1); ts_4 == 2 8: if (val1 == 0) { ts_5 == 2 9: unlock(m1); 10: return NULL; } 11: t1 = val1; ts_6 == 2 12: unlock(m1); ts_7 == 2 13: lock(m2); 14: t2 = val2; 15: unlock(m2); 16: assert(t2==(t1+1));
```



statements: 1-2-3-7-8-11-12

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ 

reader-ECS:  $ts_{7,4}$ -  $ts_{8,5}$ - $ts_{11,6}$ - $ts_{12,7}$ 

```
Thread twoStage
                                Thread reader
                  ts_1 == 1
                                                       ts_4 == 2
                               7: lock(m1);
1: lock(m1);
2: val1 = 1; ts_2 == 1
                                8: if (val1 == 0) {
                                                       ts_5 == 2
3: unlock(m1); ts_3 == 1
                                9: unlock(m1);
                                10: return NULL; }
4: lock(m2); ←
5: val2 = val1 + 1;
                                11: t1 = val1;
                                                      ts_6 == 2
                            CS
                                                      ts_7 == 2
6: unlock(m2);
                                ·12: unlock(m1);
                                13: lock(m2);
                                14: t2 = val2;
                                15: unlock(m2);
                                16: assert(t2==(t1+1));
```



statements: 1-2-3-7-8-11-12-4

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ 

```
Thread twoStage
                                  Thread reader
                                                          ts_4 == 2
                    ts_1 == 1
                                  7: lock(m1);
 1: lock(m1);
                                                          ts_5 == 2
                 ts_2 == 1
                                   8: if (val1 == 0) {
 2: val1 = 1;
 3: unlock(m1); ts_3 == 1
                                   9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                   10: return NULL; }
                                                          ts_6 == 2
 5: val2 = val1 + 1;
                                  11: t1 = val1;
                              CS
                                                          ts_7 == 2
 6: unlock(m2);
                                  ·12: unlock(m1);
                                   13: lock(m2);
                                   14: t2 = val2;
                                   15: unlock(m2);
                                   16: assert(t2 = = (t1+1));
```



```
statements: 1-2-3-7-8-11-12-4-5
```

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ - $ts_{5,9}$ 

```
Thread twoStage
                                  Thread reader
                    ts_1 == 1
                                                         ts_4 == 2
                                 7: lock(m1);
 1: lock(m1);
                                  8: if (val1 == 0) {
                                                         ts_5 == 2
 2: val1 = 1; ts_2 == 1
 3: unlock(m1); ts_3 == 1
                                  9: unlock(m1);
 4: lock(m2); \leftarrow ts_8 == 1
                                  10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1
                                  11: t1 = val1;
                                                         ts_6 == 2
                                                         ts_7 == 2
 6: unlock(m2);
                                  ·12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
                                  15: unlock(m2);
                                  16: assert(t2==(t1+1));
```



```
statements: 1-2-3-7-8-11-12-4-5-6
```

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ - $ts_{5,9}$ - $ts_{6,10}$ 

```
Thread twoStage
                                 Thread reader
                   ts_1 == 1
                                                         ts_4 == 2
                                 7: lock(m1);
1: lock(m1);
                                 8: if (val1 == 0) {
                                                        ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                                 9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                 10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 CS
                                 11: t1 = val1;
                                                        ts_6 == 2
                   ts_{10} = 1
                                                        ts_7 == 2
6: unlock(m2);
                                 -12: unlock(m1);
                                 13: lock(m2);
                                 14: t2 = val2;
                                 15: unlock(m2);
                                 16: assert(t2 = = (t1+1));
```



```
statements: 1-2-3-7-8-11-12-4-5-6
```

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ - $ts_{5,9}$ - $ts_{6,10}$ 

```
Thread reader
Thread twoStage
                   ts_1 == 1
                                                        ts_4 == 2
                                7: lock(m1);
1: lock(m1);
                                 8: if (val1 == 0) {
                                                        ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                                 9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                 10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 | CS | 11: t1 = val1;
                                                        ts_6 == 2
6: unlock(m2); ts_{10} = 1
                                                        ts_7 == 2
                                -12: unlock(m1);
                                 13: lock(m2);
                          CS
                                 14: t2 = val2;
                                 15: unlock(m2);
                                 16: assert(t2 = = (t1+1));
```



statements: 1-2-3-7-8-11-12-4-5-6-13

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ - $ts_{5,9}$ - $ts_{6,10}$ 

reader-ECS: ts<sub>7,4</sub>- ts<sub>8,5</sub>-ts<sub>11,6</sub>-ts<sub>12,7</sub>-ts<sub>13,11</sub>

```
Thread twoStage
                                 Thread reader
                   ts_1 == 1
                                                         ts_4 == 2
                                 7: lock(m1);
1: lock(m1);
                                 8: if (val1 == 0) {
                                                         ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                                 9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                 10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 | CS | 11: t1 = val1;
                                                         ts_6 == 2
6: unlock(m2); _ ts_{10} = 1
                                 -12: unlock(m1);
                                                         ts_{11} = 2
                               →13: lock(m2);
                          CS
                                 14: t2 = val2;
                                 15: unlock(m2);
                                 16: assert(t2 = = (t1+1));
```



statements: 1-2-3-7-8-11-12-4-5-6-13-14

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ - $ts_{5,9}$ - $ts_{6,10}$ 

reader-ECS:  $ts_{7,4}$ -  $ts_{8,5}$ - $ts_{11,6}$ - $ts_{12,7}$ - $ts_{13,11}$ - $ts_{14,12}$ 

```
Thread twoStage
                                  Thread reader
                   ts_1 == 1
                                                          ts_4 == 2
                                 7: lock(m1);
1: lock(m1);
                                  8: if (val1 == 0) {
                                                          ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                                  9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                  10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 | CS | 11: t1 = val1;
                                                          ts_6 == 2
6: unlock(m2); _{-} ts_{10}==1
                                 -12: unlock(m1);
                                                          ts_7 == 2
                                                          ts_{11} = 2
                                 13: lock(m2);
                           CS
                                                          ts_{12} = 2
                                  14: t2 = val2;
                                  15: unlock(m2);
                                  16: assert(t2 = = (t1 + 1));
```



statements: 1-2-3-7-8-11-12-4-5-6-13-14-15

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ - $ts_{5,9}$ - $ts_{6,10}$ 

reader-ECS:  $ts_{7,4}$ -  $ts_{8,5}$ - $ts_{11,6}$ - $ts_{12,7}$ - $ts_{13,11}$ - $ts_{14,12}$ - $ts_{15,13}$ 

```
Thread twoStage
                                 Thread reader
                   ts_1 == 1
                                                         ts_4 == 2
                                 7: lock(m1);
1: lock(m1);
                                  8: if (val1 == 0) {
                                                         ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                                  9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                 10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 | CS | 11: t1 = val1;
                                                         ts_6 == 2
6: unlock(m2); _{-} ts_{10}==1
                                 12: unlock(m1);
                                                         ts_7 == 2
                                                         ts_{11} = 2
                                 13: lock(m2);
                          CS
                                  14: t2 = val2;
                                                        ts_{12} = 2
                                                        ts_{13} = 2
                                 15: unlock(m2);
                                  16: assert(t2 = = (t1 + 1));
```



statements: 1-2-3-7-8-11-12-4-5-6-13-14-15-16

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,2}$ - $ts_{3,3}$ - $ts_{4,8}$ - $ts_{5,9}$ - $ts_{6,10}$ 

reader-ECS:  $ts_{7,4}$ -  $ts_{8,5}$ - $ts_{11,6}$ - $ts_{12,7}$ - $ts_{13,11}$ - $ts_{14,12}$ - $ts_{15,13}$ - $ts_{16,14}$ 

```
Thread twoStage
                                 Thread reader
                   ts_1 == 1
                                                        ts_4 == 2
                                7: lock(m1);
1: lock(m1);
                                 8: if (val1 == 0) {
                                                        ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                                 9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                 10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 | CS | 11: t1 = val1;
                                                        ts_6 == 2
6: unlock(m2); _ ts_{10} = 1
                                +12: unlock(m1);
                                                        ts_7 == 2
                                                        ts_{11} = 2
                                13: lock(m2);
                          CS
                                                       ts_{12} = 2
                                 14: t2 = val2;
                                 15: unlock(m2); ts_{13} = 2
                                 16: assert(t2==(t1+1)); ts_{14}== 2
```



statements: 1-2-3-7-8-11-12-13-14-15-16-4-5-6

twoStage-ECS:  $ts_{1,1}$ - $ts_{2,3}$ - $ts_{3,4}$ - $ts_{4,12}$ - $ts_{5,13}$ - $ts_{6,14}$ 

reader-ECS:  $ts_{7,4}$  - $ts_{8,5}$  - $ts_{11,6}$ - $ts_{12,7}$ - $ts_{13,8}$ - $ts_{14,9}$ - $ts_{15,10}$ - $ts_{16,11}$ 

```
Thread twoStage
                                 Thread reader
                   ts_1 == 1
                                                         ts_4 == 2
                                 7: lock(m1);
1: lock(m1);
                                                         ts_5 == 2
                                  8: if (val1 == 0) {
2: val1 = 1;
                  ts_2 == 1
3: unlock(m1);
                                  9: unlock(m1);
                 ts_3 == 1
4: lock(m2); ▼
                ts_{12} = 1
                                  10: return NULL; }
                                  11: t1 = val1;
5: val2 = val1 +1; ts_{13} = 1
                                                         ts_6 == 2
                   ts_{14} = 1
6: unlock(m2);
                                  12: unlock(m1);
                                                         ts_7 == 2
                                                         ts_8 == 2
                                  13: lock(m2);
                                                         ts_9 == 2
                                  14: t2 = val2;
                                                        ts_{10} = 2
                                  15: unlock(m2);
                                  16: assert(t2==(t1+1)); ts_{11}== 2
```

# Observations about the schedule recoding approach



- we systematically explore the thread interleavings as before, but now:
  - add schedule guards to record in which order the scheduler has executed the program
  - encode all execution paths into one formula
    - ▶ bound the number of preemptions
    - > exploit which transitions are enabled in a given state
- the number of threads and context switches can grow very large quickly, and easily "blow-up" the solver:
  - there is a clear trade-off between usage of time and memory resources

#### **Under-approximation and Widening**



# Idea: check models with an increased set of allowed interleavings [Grumberg&et al.'05]

- start from a single interleaving (under-approximation) and widen the model by adding more interleavings incrementally
- main steps of the algorithm:
- 1. encode control literals ( $cl_{i,i}$ ) into the verification condition  $\psi$ 
  - $\triangleright$  cl<sub>i,i</sub> where *i* is the ECS block number and *j* is the thread identifier
- 2. check the satisfiability of  $\psi$  (stop if  $\psi$  is satisfiable)
- 3. extract proof objects generated by the SMT solver
- 4. check whether the proof depends on the control literals (stop if the proof does not depend on the control literals)
- 5. remove literals that participated in the proof and go to step 2

#### **UW Approach: Running Example**



- use the same guards as in the schedule recording approach as control literals
  - but here the schedule is updated based on the information extracted from the proof

```
Thread twoStage 1: lock(m1); cl_{1,twoStage} \rightarrow ts_1 == 1 2: val1 = 1; cl_{2,twoStage} \rightarrow ts_2 == 1 3: unlock(m1); cl_{3,twoStage} \rightarrow ts_3 == 1 4: lock(m2); cl_{8,twoStage} \rightarrow ts_8 == 1 5: val2 = val1 + 1; cl_{9,twoStage} \rightarrow ts_9 == 1 6: unlock(m2); cl_{10,twoStage} \rightarrow ts_{10} == 1
```

- reduce the number of control points from m x n to e x n
  - m is the number of program statements; n is the number of threads, and e is the number of ECS blocks



#### **Evaluation**

#### **Comparison of the Approaches**



- Goal: compare efficiency of the proposed approaches
  - lazy exploration
  - schedule recording
  - underapproximation and widening
- Set-up:
  - ESBMC v1.15.1 together with the SMT solver Z3 v2.11
  - support the logics QF\_AUFBV and QF\_AUFLIRA
  - standard desktop PC, time-out 3600 seconds



	Module	_#L	#T	#P	В	#C_	number of context			
	lines of code 81 26		7	26	3	Fra switches				
2	2 tspench had		77		27	2	Propher of			
	numbe		.				threads nto a hash			
3	3 in properties checked				29	4	threads			
4	4 aget-0.4_bad 1233			the number of BMC eaded download tor						
5	bzip2smp_ok	6366		uni	rollin	g si	npressor			
6	reorder_bad	84	10	7	10	11	Contains a data race			
7	twostage_bad	128	100	13	100	4	Contains an atomicity violation			
8	wronglock_bad	110	8	8	8	8	Contains wrong lock acquisition ordering			
9	exStbHDMI_ok	1060	2	24	16	20	Configures the HDMI device			
10	exStbLED_ok	425	2	45	10	10	Front panel LED display			
11	exStbThumb_bad	1109	2	249	2	1	Demonstrate how thumbnail images can be manipulated			
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark			



	Module	# Inspect				C	Description		
1	fsbench_ok	benchmark				2	Frangipani file system		
2	fsbench_bad	SU		suite		<b>2</b>	Frangipani file system with array out of bounds		
3	indexer_ok	77	77 13 21 129		4	Insert messages into a hash table concurrently			
4	aget-0.4_bad	1233 3 27		279	200	2	Multi-threaded download accelerator		
5	bzip2smp_ok	6366 3 850		8568	1	9	Data compressor		
6	reorder_bad	84 10		7	10	11	Contains a data race		
7	twostage_bad	128	100	13	100	4	Contains an atomicity violation		
8	wronglock_bad	110	0 8 8 8		8	Contains wrong lock acquisition ordering			
9	exStbHDMI_ok	1060	2	24	16	20	Configures the HDMI device		
10	exStbLED_ok	425	2	45	10	10	Front panel LED display		
11	exStbThumb_bad	1109	2 249 2		1	Demonstrate how thumbnail images can be manipulated			
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark		




	Module	#L	#T	#P	В	#C	Description
1	fsbench_ok	81	26	47	26	2	Frangipani file system
2	fsbench_bad	80	27	48	27	2	Frangipani file system with array out of bounds
3	indexer_ok	VV-lab benchmark				4	Insert messages into a hash table concurrently
4	aget-0.4_bad	1 suite		2	Multi-threaded download accelerator		
5	bzip2smp_ok	6,9	3	8568	1	9	Data compressor
6	reorder_bad //	84	10	7	10	11	Contains a data race
7	twostage_bad	128	100	13	100	4	Contains an atomicity violation
8	wronglock_bad	110	8	8	8	8	Contains wrong lock acquisition ordering
9	exStbHDMI_ok	1060	2	24	16	20	Configures the HDMI device
10	exStbLED_ok	425	2	45	10	10	Front panel LED display
11	exStbThumb_bad	1109	2	249	2	1	Demonstrate how thumbnail images can be manipulated
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark



	Module	#L	#T	#P	В	#C	Description			
1	fsbench_ok	81	26	47	26	2	Frangipani file system			
2	fsbench_bad	80	80 27 48 27 2 Frangipani file system out of bounds							
3	indexer_ok	77	13	21	129	4	Insert messages into a hash table concurrently			
4	aget-0.4_bad	1233	1233 3 279 200 2 Multi-threaded download accelerator							
5	bzip2smp_ok /	ata compressor								
6	reorder_bad	annl	Set-top box applications from NXP semiconductors  ontains a data race ontains an atomicity viola							
7	twostage_bad									
8	wronglock_bad		emic	Ondu	o	0	ontains wrong lock acquisition ordering			
9	exStbHDMI_ok	کر ا	2	<b>24</b>	16	20	Configures the HDMI device			
10	exStbLED_ok /	425	2	45	10	10	Front panel LED display			
11	exStbThumb_bad	1109	2	249	2	1	Demonstrate how thumbnail images can be manipulated			
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark			



	Module	#L	#T	#P	В	#C	Description			
1	fsbench_ok	81	26	47	26	2	Frangipani file system			
2	fsbench_bad	80	27	48	27	2	Frangipani file system with array out of bounds			
3	indexer_ok	77	13	21	129	4	Insert messages into a hash table concurrently			
4	aget-0.4_bad	1233	3	279	200	2	Multi-threaded download accelerator			
5	bzip2smp_ok	6366	3	8568	1	9	Data compressor			
6	reorder_bad	84	10	7	10	11	Contains a data race			
7	twostage_bad	I	ie u	sed t	n atomicity violation					
8	wronglock_bad	scal	labili	ty of	eaded rong lock acquisition					
9	exStbHDMI_ok	sot					tools the HDMI device			
10	exStbLED_ok	[Ghafari 2010]				I LED display				
11	exStbThumb_bad					Demonstrate how thumbnail images can be manipulated				
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark			



# Comparison of the approaches (1)



( lazy encoding often						<del></del>		
more efficient than		Lazy		Sche	dule	UW		
schedule recording	ng ne	Result	#FI/#I	Time	Result	Time	Result	Iter
fspen	282	+	0/676	304	+	301	4 1 1	<b>-</b> ,1
fsbench_bad	<1	+	729/729	360	+	786	+	2
indexer_ok	595	+   	<b>0</b> /17160	<del> 2</del> 2 <del>0</del>	     	218	+	1
aget-0.4_bad	137	+   	+/+	127	† 	125	+	1
bzip2smp_ok	1800	+	0/1294	MO	ı	MO	i 1 1	. 1
reorder_bad	<1	+	1/154574	MO	ı	MO	1	7
twostage_bad	88	+	1/139	93	+	195	+	5
wronglock_bad	90	+	6/104015	MO	ı	MO	1	1
exStbHDMI_ok	229	+   	<del></del> 0/ <del>1</del>	<mark> 2</mark> 26	\   	213	+	1
exStbLED_ok	73	+	0/11	73	+	787	+	1
exStbThumb_bad	95	±	3/3	14	+_	12	+	1
micro_10_ok	254	+	0/29260	MO	-	MO	1	7

## Comparison of the approaches (2)



lazy encoding of		azy		Sche	dule	UW		
recording and U		sult	#FI/#I	Time	Result	Time	Result	lter
not alway	/S	+	0/676	304	+	301	+	1
fsbench_	sbench_ <1				+	_ 786	+	2
indexer_ok	595	+	0/17160	220	+	218	1 /	1
aget-0.4_bad	137	+	1/1	127	+	125	4	1
bzip2smp_ok	1800	    -	<del>- 0</del> / <del>129</del> 4	- MO		МО	1	1
reorder_bad	<1	+	1/154574	МО	1	МО	1	1
twostage_bad	88	+	1/139	93	+	195	+	5
wronglock_bad	90	<u> </u>  -	6/104015	- <b>-</b> MO-	! ! !	MO	-	1
exStbHDMI_ok	229	+	0/1	226	+	213	, , , , , , , , , , , , , , , , , , ,	1
exStbLED_ok (	73	+	0/11	73	+	787	+	1
exStbThumb_bad - 95			3/3	14	+	12	1+	1
micro_10_ok	254	+	<del>-</del> 0/292 <del>6</del> 0-	<b>– -MO</b> -		МО	-	1



# the approaches (3)

lazy encoding is extremely fast for

_ CAll Cill City 1431								
satisfiable insta	ances	Lazy		Sche	dule		UW	
Module	Se S	Result	#FI/#I	Time	Result	Time	Result	Iter
fsbench_ok	282	±	0/676	304	+	_301	+	1
fsbench_bad	<1	+	729/729	360	+	786	<b>H</b>	2
indexer_ok	595	+   	0/17160	220	   	218	+	1
aget-0.4_bad	137	+	1/1	127	+	125	+	1
bzip2smp_ok	1800	    +	0/1294	MO		MO	1	1
reorder_bad	<b>1</b> <1	+	1/154574	MO	-	MÖ	1	1
twostage_bad (	88	+	1/139	93	+	195	+	5
wronglock_bad	90	+	6/104015	MO	I	MO	1	1
exStbHDMI_ok	229	<b>,</b> +	<del></del> 0 <del>/</del> 1-	<del>- 226</del>	<u> </u>	213	+	1
exStbLED_ok	73	+	0/11	73	+	787	+	1
exStbThumb_bad	95	+	3/3	14	+	12	+	1
micro_10_ok	254	+	0/29260	МО	-	МО	-	1

## Comparison to CHESS [Musuvathi and Qadeer]



- CHESS (v0.1.30626.0) is a concurrency testing tool for C# programs; also works for C/C++ (Windows API).
  - implements iterative context-bounding
  - requires unit tests that it repeatedly executes in a loop, exploring a different interleaving on each iteration
    - it is similar to our lazy approach
  - performs state hashing based on a happens-before graph
    - > avoids exploring the same state repeatedly
- Goal: compare efficiency of the approaches
  - on identical verification problems taken from standard benchmark suites of multi-threaded software

Southampton
School of Electronics

CHESS is effective for programs where there are a

**ESS** [Musuvathi and Qadeer]

small number of thread				CH	HESS	Lazy	
		В	C	Time	Tests	Time	#FI/#I
reorder_4_bad (35)	4	4	5	98	130000	<1	1/82
reorder_5_bad (4,1)	5	5	6	0	429000	<b>-</b> <1	1/277
reorder_6_bad (5,1)	6	6	7	TO	396000	<1	1/853
reorder_6_bad (5,1)	6	6	8	TO	371000	<1	1/2810
reorder_6_bad (5,1)	_6_	6	<b>.</b> 9.	TO	_367000	<1_	1/8124
twostage_4_bad (3,1)_	4	4	4	215	27000	2	1/42
twostage_5_bad (4,1)	5	5	4	10	384000	2	1/44
twostage_6_bad (5,1)	6	6	4	TO	366000	2	1/45
wronglock_4_bad (+,3)	4	4	8	21	3000	5	2/489
wronglock_5_bad (1;4)	<u>5</u>	5	8	724	93000	10	<u>3</u> /2869
wronglock_6_bad (1,5)	6	<mark>6</mark>	8	TO	356000	18	4/12106
micro_2_ok (100)<	2	1	2	316	35855	<1	0/4
micro_2_ok (100)	_2	٦	17	TO	40000	1095	0/131072

Southampton
[Musuvathi and Qadeer] School of Electronics and Computer Science

CHESS is effective for programs where there are a small number of threads, but it does not scale that well and consistently runs out of time when we increase the number of threads

6

6

6

reorder\_5\_bad (4,1)

reorder\_6\_bad (5,1)

reorder\_6\_bad (5,1)

reorder\_6\_bad (5,1)

twostage\_4\_bad (3,1)

twostage\_5\_bad (4,1)

twostage 6 bad (5,1) -

wronglock\_4\_bad (1,3)

wronglock\_5\_bad (1,4)

wronglock\_6\_bad (1,5)

micro\_2\_ok (100)

micro 2 ok (100)<

	CH	HESS		Lazy	
	Time	Tests	Time	#FI/#I	
5	98	130000	<1	1/82	
6	TO	429000	<b>^</b>	1/277	
7	ТО	396000	<1	1/853	
8	ТО	371000	<1	1/2810	
<mark>6</mark> О	TO	367000		<b>-</b> -1/8124	
4	215	<u>27000</u>	2	1/42	
4	TO	384000	2	1/44	1
4	ТО	366000	_ 2		-
8	21	3000	5	2/489	
8	7 <u>2</u> 4	<u>93000</u>	10	3/2869	
8	ТО	356000	18	4/12106	<i>' ' ' ' ' ' ' ' ' '</i>
2	316	35855	<1	0/4	
17	ТО	40000	1095	0/131072	



## Comparison to SATABS [D. Kroening]

- SATABS (v2.5) implements predicate abstraction using SAT
  - avoids exponential number of theorem prover calls (for each potential assignment) to construct the Boolean program
  - uses BDD-based model checking (Cadence SMV) to verify the Boolean program
  - supports most ANSI-C constructs (incl. arithmetic overflow) and the verification of multi-threaded software with locks and shared variables
- Goal: compare efficiency of both approaches
  - on identical verification problems taken from standard benchmark suites of multi-threaded software



# Comparison to SATABS [D. Kroening]

failed to validate the	SAT	ABS	Lazy			
counterexample	Time	Result	Time	Result	#FI/#I	
fsbench_ok	<u></u>		282	+	0/676	
fsbench_bad	†	-	<1	+	729/729	
indexer_ok	TO	1	<del>-</del> -595		0/17160	
aget-0.4_bad	3346	+	137	+	1/1	
bzip2smp_ok	TO	_	1800	+	0/1294	
failed to refine the	1	1	<1	+	1/154574	
predicate	2	1	88	+	1/139	
wrongloci	2	ı	90	+	6/104015	
exStbHDMI_or	<del>I</del> O-	     	<del> 229</del>	†  -  -	0/1	
exStbLED_ok	RF	1	73	+	0/11	
exStbThumb_bad	317	     	95	     	3/3	
micro_10_ok	ТО	-	254	+	0/29260	



# Comparison to SATABS [D. Kroening]

	SATABS			Lazy				
Module	Time	Result	Time	Result	#FI/#I			
fsbench_ok	†	-	282	+	0/676			
fobonob bod	†	-	<1	+	729/729			
false positives	ТО	-	595	+	0/17160			
answers	3346	+	137	+	1/1			
bzip2smp_	TO	1	<u> </u>		0/1294			
reorder_bad	1	1	<1	+	1/154574			
twostage_bad	2	1	88	+	1/139			
wronglock_bad	2	-	90	+	6/104015			
exStbHDMI_ok	TO	i   	<del>2</del> 29	  -  -	0/1			
exStbLED_ok	RF	-	73	+	0/11			
exStbThumb_bad	317	+	95	+	3/3			
micro_10_ok	ТО	-	254	+	0/29260			



SATABS uses predicate abstraction and refinement and tries to solve a harder problem than ESBMC

ABS [D. Kroening]

ies to solve a harder		TABS		Lazy	
oblem than ESBMC		Result Time Result		#FI/#I	
fsbench_ok	†	-	282	+	0/676
fsbench_bad	†	_	<1	+	729/729
indexer_ok	TO		595	+	_0/17160
aget-0.4_ba	3346	+	137	+	1/1
bzip2smp_ok	TO		1800	+   	0/1294
reorder_bad	1	-	<1	+	1/154574
twostage_bad	2	-	88	+	1/139
wronglock_bad	2	-	90	+	6/104015
exStbHDMI_ok	ТО	_	229	+	0/1
exStbLED_ok	RF		7 <u>3</u>	+	0/11
exStbThumb bad	317	+	95	+	3/3
micro_10_ok	TO	-	254	+	0/29260



SATABS uses predicate abstraction and refinement and tries to solve a harder problem than ESBMC, but this problem may still be too hard as SATABS is unable to prove the required properties

#### . Kroening]

Lazy

e to prove the requi	ired pro	perties	Time	Result	#FI/#I
fsbench_ok		_	282	+	0/676
fsbench_bad		=	<1_	±	729/729
indexer_ok <	ТО	-	595	+	0/17160
aget-0.4_bad	3346	         	<b>13</b> 7_		1/1
bzip2smp_ok	ТО	-	1800	+	0/1294
reorder_bad	1		<1		1/154574
twostage_bad	2	-	88	+	1/139
wronglock_bad	2	  -  -  -	90	±	6/104015
exStbHDMl <u>&lt;</u> ok	TO	-	229	+	0/1
exStbLED_ok	RF	_ _ _ _	<del> 7</del> 3		0/11
exStbThumb_bad	317	+	95	+	3/3
micro_10_ok	ТО	-	254	+	0/29260

## Agenda




- SMT-based BMC for Embedded ANSI-C Software
- Verifying Multi-threaded Software
- Implementation of ESBMC
- Integrating ESBMC into Software Engineering Practice
- Conclusions and Future Work

## **Continuous Verification**



- based on Fowler's continuous integration (CI): build and test full system after each change
- complement testing by verification (SMT-based bounded model checking)
  - assertions
  - language-specific properties
- exploit existing information
  - development history (SCM)
  - test cases
- limit change propagation
  - equivalence checks





- determine whether modified functions need to be re-verified
  - no need to re-verify properties if functions are equivalent
  - less expensive than re-verifying the function
  - undecidable due to unbounded memory usage



- determine whether modified functions need to be re-verified
  - no need to re-verify properties if functions are equivalent
  - less expensive than re-verifying the function
  - undecidable due to unbounded memory usage
- goal: compare input-output relation

```
unsigned Inv(int signal) {
  unsigned inverter;
  if (signal >= 0)
    inverter = signal;
  else
    inverter = -1*signal;
  return inverter;
}
```

```
unsigned Inv(int signal) {
  if (signal < 0)
    return -signal;
  else
    return signal;
}</pre>
```



- determine whether modified functions need to be re-verified
  - no need to re-verify properties if functions are equivalent
  - less expensive than re-verifying the function
  - undecidable due to unbounded memory usage
- goal: compare input-output relation
  - remove variables and returns

```
unsigned Inv(int signal) {
  unsigned inverter;
  if (signal >= 0)
    inverter = signal;
  else
    inverter = -1*signal;
  return inverter;
}
```

```
unsigned Inv(int signal) {
  if (signal < 0)
    return -signal;
  else
    return signal;
}</pre>
```



- determine whether modified functions need to be re-verified
  - no need to re-verify properties if functions are equivalent
  - less expensive than re-verifying the function
  - undecidable due to unbounded memory usage
- goal: compare input-output relation
  - remove variables and returns
  - convert the function bodies into SSA

```
\alpha_{1} = \begin{bmatrix} inverter_{1} = signal_{1} \\ \land inverter_{2} = -1 * signal_{1} \\ \land inverter_{3} = \left( signal_{1} \ge 0 ? inverter_{1} : inverter_{2} \right) \end{bmatrix}
```


```
\alpha_2 = [signal'_2 = (signal'_1 < 0? - signal'_1: signal'_1)]
```

```
unsigned Inv(int signal) {
  unsigned inverter;
  if (signal >= 0)
    inverter = signal;
  else
    inverter = -1*signal;
  return inverter;
}
```

```
unsigned Inv(int signal) {
  if (signal < 0)
    return -signal;
  else
    return signal;
}</pre>
```




- determine whether modified functions need to be re-verified
  - no need to re-verify properties if functions are equivalent
  - less expensive than re-verifying the function
  - undecidable due to unbounded memory usage
- goal: compare input-output relation
  - remove variables and returns
  - convert the function bodies into SSA
  - show that the input and output variables coincide






- determine whether modified functions need to be re-verified
  - no need to re-verify properties if functions are equivalent
  - less expensive than re-verifying the function
  - undecidable due to unbounded memory usage
- goal: compare input-output relation
  - remove variables and returns
  - convert the function bodies into SSA
  - show that the input and output variables coincide



# **Generalizing Test Cases**



- use existing test cases to reduce the state space
  - run the unit tests, keep track of inputs
  - guide model checker to visit states not yet visited
- test stubs break the global model into local models
  - use test case as initial state
  - generate reachable states on-demand
  - ⇒ reduces the number of paths and variables







#### Simple circular FIFO buffer:

```
static char buffer[BUFFER MAX];
void initLog(int max) {
 buffer size = max;
 first = next = 0;
int removeLogElem(void) {
 first++;
 return buffer[first-1];
void insertLogElem(int b) {
 if (next < buffer_size) {</pre>
  buffer[next] = b;
  next = (next+1)%buffer_size;
```

#### **Test case:**

check whether messages are added to and removed from the circular buffer

## **Generalizing Test Cases: Example**



#### Simple circular FIFO buffer:

```
static char buffer[BUFFER MAX];
void initLog(int max) {
 buffer size = max;
 first = next = 0;
int removeLogElem(void) {
 first++;
 return buffer[first-1];
void insertLogElem(int b) {
 if (next < buffer_size) {</pre>
  buffer[next] = b; \(^{\alpha}\)
  next = (next+1)%buffer_size;
```

BUT: implementation is flawed!

The array buffer is of type char[]

Assign an integer variable

# **Generalizing Test Cases: Example**



## Simple circular FIFO buffer:

```
static char buffer[BUFFER MAX];
void initLog(int max) {
 buffer size = max;
 first = next = 0;
int removeLogElem(void) {
 first++;
 return buffer[first-1];
void insertLogElem(int b) {
 if (next < buffer_size) {</pre>
  buffer[next] = nondet_int(); <---</pre>
  next = (next+1)%buffer_size;
```

BUT: implementation is flawed!

The array buffer is of type char[]

Assign an integer variable

We can detect the error by assigning a non-deterministic value

This can lead to false results





Rather than modifying the program we *modify the test stubs* 

Block larger parts of the search space (combine respective values into a single interval)


 force the model checker towards the "unobvious" errors

⇒ detects two bugs related to arithmetic over- and underflow

## **Specifying Temporal Properties**




- we translate the LTL formulae into Buechi Automata (BA) and further into ANSI-C
  - monitor the design's progress and watch out for violations
- we extract two properties of the pulse oximeter device:
  - a) verify the data flow to compute the HR value that is provided by the sensor
  - b) verify whether the user is able to adjust the sample time of the device
- the properties (a) and (b) can be expressed as:



#### **Translation from BA to ANSI-C**





```
void monitor_thread(void* arg)
 while(1) {
  choice = nondet_bool();
   if (p) flag=true;
   switch (state) {
   case init:
    if (r || !p) state=s3;
     break;
   case s1:
     break;
  if (flag && !is_processing)
   assert(state == s3);
 pthread_exit(NULL);
```





```
void monitor_thread(void* arg)
 while(1) {
  choice = nondet_bool();
   if (p) flag=true;
   switch (state) {
   case init:
     if (r || !p) state=s3;
     break;
   case s1:
     break:
  if (flag && !is_processing)
   assert(state == s3);
 pthread_exit(NULL);
```


model the hardware interrupt and interacts with the pulse oximeter

```
bool is_processing = false;
...
void event_thread(void* arg)
while(1) {
  if (nondet_bool()) {
    is_processing = true;
    timer_interrupt(); //hardware interrupt
    is_processing = false;
  }
  }
  pthread_exit(NULL);
}
```

indicate whether a hardware interrupt has occured

# Concurrent Execution of Main, Monitor and event Threads







## **Evaluation**

## **Set-top Box Case Study**



- Goal: evaluate the feasibility of the elements of the continuous verification approach
  - use of the unit tests and function equivalence checking
- embedded software used in a commercial product from NXP
  - high definition internet protocol and hybrid digital TV applications
  - Linux operating system (LinuxDVB, DirectFB and ALSA)
- Set-up:
  - ESBMC v1.15.1 together with the SMT solver Z3 v2.11
  - standard desktop PC, time-out 3600 seconds

## **Verification of the Test Cases**



Test Program	L	В	Р	VC	Time
commandLoop.TC1	545	ı	18	0	4
commandLoop.TC2	545	500*	18	3	29
commandLoop.TC3	545	500*	18	3	29
commandLoop.TC4	545	17	18	5	14
commandLoop.TC5	545	ı	18	1	4
commandLoop.TC6	545	ı	18	0	4
commandLoop.TC7	545	1	18	15	19
checkCommandParams.TC1	238	17	17	56	9
checkCommandParams.TC2	238	17	17	36	5
checkCommandParams.TC3	238	17	17	37	5
checkCommandParams.TC4	238	17	17	36	30
checkCommandParams.TC5	238	17	17	80	50
checkCommandParams.TC6	238	17	17	664	44
checkCommandParams.TC7	238	20*	17	1117	215



Tost Program



ESBMC fails to verify these functions due to memory limitations and time-outs

lest Program								
commandLoop.TC1	limitations and time-o							
commandLoop.TC2		JU0*	18	3	29			
commandLoop.TC3	545	500*	18	3	29			
commandLoop.7C4	545	17	18	5	14			
commandLoop.TC5	545	ı	18	1	4			
commandLoop.TC6	545	ı	18	0	4			
commandLoop.TC7	545	1	18	15	19			
checkCommandParams.TC1	238	17	17	56	9			
checkCommandParams.TC2	2 238	17	17	36	5			
checkCommandParams.TC3	238	17	17	37	5			
checkCommandParams.TC4	238	17	17	36	30			
checkCommandParams.TC5	238	17	17	80	50			
checkCommandParams.TC6	238	17	17	664	44			
checkCommandParams.TC7	238	20*	17	1117	215			

## **Verification of the Test Cases**



P VC Time

If we use the test cases to
guide the symbolic execution,
ESBMC can verify these
functions with a larger bound

ne symbolic execution,					
MC can verify these	545	-	18	0	4
ns with a larger bound	545	<b>500</b> *	18	3	29
- Commanaro	545	<b>500</b> *	18	3	29
commandLoop.TC4	545	17	18	5	14
commandLoop.TC5	545		18	1	4
commandLoop.TC6	545	•	18	0	4
commandLoop.TC7	545	1	18	15	19
checkCommandParams.TC1	238	17	17	56	9
checkCommandParams.TC2	238	17	17	36	5
checkCommandParams.TC3	238	17	17	37	5
checkCommandParams.TC4	238	17	17	36	30
checkCommandParams.TC5	238	17	17	80	50
checkCommandParams.TC6	238	17	17	664	44
checkCommandParams.TC7	238	<b>20</b> *	17	1117	215
	-				

В

## **Verification of the Test Cases**



ESBMC is not able to prove or the prop unwind

or falsify some of	L	В	Р	VC	Time
roperties due to	545	-	18	0	4
nding violations	145	<b>500</b> *	18	3	29
oommanaLoop. 1 oo	545	<b>500</b> *	18	3	29
commandLoop.TC4	545	17	18	5	14
commandLoop.TC5	545	I	18	1	4
commandLoop.TC6	545	ı	18	0	4
commandLoop.TC7	545	1	18	15	19
checkCommandParams.TC1	238	17	17	56	9
checkCommandParams.TC2	238	17	17	36	5
checkCommandParams.TC3	238	17	17	37	5
checkCommandParams.TC4	238	17	17	36	30
checkCommandParams.TC5	238	17	17	80	50
checkCommandParams.TC6	238	17	17	664	44
checkCommandParams.TC7	238	<b>20</b> *	17	1117	215

# **Equivalence Checking**



					Product Releases			
Test Program	L	В	Р	Time	PR10	PR11	PR12	PR13
threadRename	6	17	0	3	Х			
fileExists	19	17	0	3	X			
readLine	27	17	11	3	X			
getCommand	269	17	61	3	X	N/3		N/3
powerDown	9	17	0	2	X			
digitStart	12	17	0	2	X	Y/2		
difgitAdd	34	17	2	2	X	Y/2		
checkEndOfPvrStream	32	17	13	2	X			Y/2
checkEndOfMediaStream	28	17	1	2	X			
commandLoop	545	17	53	$M_{f}$	X	$M_f$	$M_{\rm f}$	
checkCommandParams	238	17	269	T <sub>b</sub>	X	$T_b$	T <sub>b</sub>	$T_b$
singal_handler	13	17	0	2	X			
setupFBResolution	29	17	0	2	X	Y/3	Y/3	Y/3
setupFramebuffers	115	17	8	3	X	N/3	N/2	N/2
main_Thread	68	17	4	4	X		Y/3	Y/2

#### Southampton

## **Equivalence Checking**

Test Program

L
B
P
T
threadRename
6 17 0
fileExists
19 17
readLine
27 17 11

Each PR only changes a few functions, but while six functions remain unchanged over all PRs, there are changes in each individual PR

readLine	27	17	/11	3	^			
getCommand	269	17	<b>61</b>	3	X	<b>N/3</b>		N/3
powerDown	9	17	0	2	X			
digitStart	12	17	0	2	X	<b>Y/2</b>		
difgitAdd	34	17	2	2	X	<b>Y/2</b>		
checkEndOfPvrStream	32	17	13	2	X			<b>Y/2</b>
checkEndOfMediaStream	28	17	1	2	X			
commandLoop	545	17	53	$M_{f}$	X	$M_{f}$	$M_{\rm f}$	
checkCommandParams	238	17	269	T <sub>b</sub>	X	$T_b$	T <sub>b</sub>	$T_b$
singal_handler	13	17	0	2	X			
setupFBResolution	29	17	0	2	X	<b>Y/3</b>	Y/3	<b>Y/3</b>
setupFramebuffers	115	17	8	3	X	N/3	N/2	<b>N/2</b>
main_Thread	68	17	4	4	X		Y/3	Y/2

#### Southann pton

**Equivalence Checking** 

Test Program	Г	В	Р	T
threadRename	6	17	0,	7
fileExists	19	17		
readLine	27	17	/11	
		/	Ī	

We have 19 changes over all PRs, where 8 changes are equivalent, 5 changes are not equivalent and we fail to check 5 changes

readLine	27	17	/11	3	^			
getCommand	269	17	61	3	X	N/3		N/3
powerDown	9	17	0	2	X			
digitStart	12	17	0	2	X	Y/2		
difgitAdd	34	17	2	2	X	Y/2		
checkEndOfPvrStream	<b>32</b>	17	13	2	X			Y/2
checkEndOfMediaStream	28	17	1	2	X			
commandLoop	545	17	53	$M_{\rm f}$	X	$M_{\rm f}$	$M_{f}$	
checkCommandParams	238	17	269	$T_b$	X	T <sub>b</sub>	T <sub>b</sub>	T <sub>b</sub>
singal_handler	13	17	0	2	X			
setupFBResolution	29	17	0	2	X	Y/3	Y/3	Y/3
setupFramebuffers	115	17	8	3	X	N/3	N/2	N/2
main_Thread	68	17	4	4	X		Y/3	Y/2

## **Medical Device Case Study**



- Goal: check ESBMC's performance in verifying temporal properties
- embedded software of a pulse oximeter device
  - device drivers (display, keyboard, serial, sensor, and timer)
  - system log to debug code
  - applications that call the services provided by the platform

#### Set-up:

- ESBMC v1.15.1 together with the SMT solver Z3 v2.11
- standard desktop PC, time-out 3600 seconds

## **Medical Device Case Study**



- P1: whenever the bit 0 of the micro-controller port is set to 1, the start button will eventually be detected
  - include two Boolean variables (BITO and startButton)

```
AG (BIT0 \rightarrow F startButton)
```

- P2: whenever the start button is pressed, the application will eventually be initialized
  - include two Boolean variables (startButton and startApp)

- P3: it is possible to get to a state where the next position of the buffer is less than its total size
  - no changes to the program

AG (startButton  $\rightarrow$  F startApp)

## **Faults Injected**



- keyboard: we comment out the break statement (of the case START: command=startButton)
  - if START was pressed, the code would fall through to the next line, and have the wrong value assigned to command
- menu\_app: we do not initialize the application after the start button is pressed
- log: we change the program statements so that in a situation where the next index is at the end of the array buffer, an overflowing index by one byte can occur

original: next = (next+1) % buffer\_size

fault: next %= buffer\_size

next+=1



Test Program	L	Т	В	С	Time	#FI/#I
keyboard	49	3	2	1	7	0/120
			3	-	80	0/1001
			4	-	107	0/8568
			2	1	1	2/6
keyboard <sup>†</sup>	49	3	3	-	1	3/8
			4	-	1	4/10
			2	1	16	0/3003
menu_app	847	3	3	20	271	0/50456
			4	20	625	0/87386
			2	1	9	663/3003
menu_app <sup>†</sup>	847	3	3	20	121	7584/50456
			4	20	218	12548/87386
			2	1	12	0/12
log	135	3	3	-	820	0/22
			4	10	1149	0/8
			2	-	1	12/16
log <sup>†</sup>	135	3	3	-	3	27/31
			4	ı	5	48/52



reactive system: ESBMC			В	С	Time	#FI/#I
can check the LTL			2	-	7	0/120
	oin		3	-	80	0/1001
properties up to a cert	alli		4	-	107	0/8568
unwinding bound			<b>≥</b> 2	1	1	2/6
keyboard <sup>†</sup>	49	3	3	-	1	3/8
			4	-	1	4/10
			2	1	16	0/3003
menu_app	847	3	3	20	271	0/50456
			4	20	625	0/87386
			2	-	9	663/3003
menu_app <sup>†</sup>	847	3	3	20	121	7584/50456
			4	20	218	12548/87386
			2	-	12	0/12
log	135	3	3	-	820	0/22
			4	10	1149	0/8
			2	-	1	12/16
log <sup>†</sup>	135	3	3	-	3	27/31
			4	-	5	48/52



fo	or small values of th	<b>D</b>	T	В	С	Time	#FI/#I
			3	2	-	7	0/120
	unwinding bound, ESBMC				-	80	0/1001
	erifies the properties			<b>4</b>	-	107	0/8568
	thout a specified upp			2	•	1	2/6
k	oound on the contex	t	3	3	-	1	3/8
	switches			4	-	1	4/10
				2	•	16	0/3003
	menu_app	847	3	3	20	271	0/50456
				4	20	625	0/87386
				2	•	9	663/3003
	menu_app <sup>†</sup>	847	3	3	20	121	7584/50456
				4	20	218	12548/87386
				2	•	12	0/12
	log	135	3	3	-	820	0/22
				4	10	1149	0/8
		_		2	-	1	12/16
	log <sup>†</sup>	135	3	3	-	3	27/31
				4	_	5	48/52



Test Pr	ESBMC is a violation in for	IMP	#FI/#I					
keyboa		bout 15% of the generated 7						
					atou	80	0/1001	
	interle	avını	JS 18	<b>1</b> 11		107	0/8568	
						1	2/6	
keyboar	rd†	49	3	3			3/8	
							4/10	
				2	-	16	0/3003	
menu_a	рр	847	3	3	20	271	0/50456	
				4	20	625	0/87386	
				2	-	9	663/3003	
menu_a	ıpp†	847	3	3	20	121	7584/50456	
				4	20	218	12548/87386	
				2	-	12	0/12	
log		135	3	3	-	820	0/22	
				4	10	1149	0/8	
				2	_	1	12/16	
log <sup>†</sup>		135	3	3	-	3	27/31	
				4	-	5	48/52	

## Agenda



- SMT-based BMC for Embedded ANSI-C Software
- Verifying Multi-threaded Software
- Implementation of ESBMC
- Integrating ESBMC into Software Engineering Practice
- Conclusions and Future Work

#### Results



- described and evaluated first SMT-based BMC for full ANSI-C
  - no SMT tool existed that can reliably handle full ANSI-C
  - provided encodings for typical ANSI-C constructs not directly supported by SMT-solvers
    - ⇒ used three different SMT solvers to check the effectiveness of our encoding
  - found undiscovered bugs related to arithmetic overflow, buffer overflow and invalid pointer in standard benchmarks suite
    - ⇒ confirmed by the benchmark's creators
- lazy, schedule recording, and UW algorithms
  - lazy: check constraints lazily is fast for satisfiable instances and to a lesser extent even for safe programs
    - ⇒ it has not been described or evaluated in the literature

#### Results



- lazy, schedule recording, and UW algorithms
  - schedule recording: the number of threads and context switches can grow quickly (and easily "blow-up" the model checker)
    - ⇒ combines symbolic with explicit state space exploration
  - UW: memory overhead and slowdowns to extract the unsat core
    - ⇒ it has not been used for BMC of multi-threaded software
    - ⇒ uses a different encoding based on the notion of ECS blocks

#### **Future Work**

- fault localization in multi-threaded C programs
- interpolants to prove no interference of context switches
- verify real-time software using SMT techniques