

Cheng Fu

7655 Palmilla Drive., San Diego, CA - 92122 | cfu@ucsd.edu | +1 (734) 747-3638

Objective

Seeking for internship opportunities in summer 2019 in machine learning, computer hardware and RTL design.

Education

Ph.D Computer Science & Engineering The University of California, San Diego, San Diego, CA	<i>Sep 2018 - Present</i>
M.S. Electrical & Computer Engineering, VLSI track — GPA 4.0/4.0 The University of Michigan, Ann Arbor, MI	<i>Sep 2016 - Apr 2018</i>
B.S. Information Engineering — GPA 90/100 (3.8/4.0) Beijing Institute of Technology, Beijing, China	<i>Sep 2012 - Jul 2016</i>

Internship

Iluvatar CoreX, San Jose — HLS Designer	<i>May 2018 - Sep 2018</i>
<ul style="list-style-type: none">Designed a binarized neural network accelerator on Zynq board. The prototype is implemented by using high-level synthesizable programming and Xilinx SdSoC tool. Exploited weight and input similarity to reduce energy and achieved speedup. The paper about this topic has been submitted to FPGA2019.	

Projects

DESIGN & IMPLEMENT N-WAY SUPERSCALAR MIPS R10K PROCESSOR	<i>Sep 2016 - Dec 2016</i>
<ul style="list-style-type: none">The processor is based on MIPS R10K architecture. A series of additional features, including parameterized superscalar width, stride instruction prefetching, multi-banked associative D-cache, Branch Target Buffer, and LSQ supporting store-load forwarding is implemented.	
SPARSE-LUT: AN AREA-EFFICIENT ARCHITECTURE FOR FPGAs	<i>Aug 2015 - Oct 2015</i>
<ul style="list-style-type: none">Designed new architecture of LUT (Sparse-LUT) by replacing SRAM cells with static logic values 0 or 1Introduced new technology mapping algorithm to accommodate the new architecture to the design flow; Benchmark demonstrated an average of 12 % improvement in logic area	
DESIGN & TEST LOGICORE IP CIC & FIR COMPILER CORE	<i>Aug 2015 - Oct 2015</i>
<ul style="list-style-type: none">Designed the circuit architecture of CIC and FIR filter based on their function. Implemented testing circuits of different IP cores under parameters.	
DESIGN A PROGRAMMABLE GALOIS FIELD PROCESSOR	<i>Sep 2016 - Nov 2016</i>
<i>Electrical and Computer Engineering, The University of Michigan</i> <ul style="list-style-type: none">Simulated different methods to perform finite-field arithmetic in MATLAB and implemented the demo applications for algorithms in performing ECC, AES and CRC. The processor can serve the needs of both error coding and cryptographic processing. Paper about this research has been accepted by <i>ISCA2017</i>.	
DNN FOR PULSE SHAPE DISCRIMINATION ON FPGA	<i>Jan 2017 - Dec 2017</i>
<ul style="list-style-type: none">Designed recurrent and feedforward neural network algorithm to discriminate pulse shape, which achieves a fraction of misclassified neutron and piled-up pulses of approximately 1.4% and 0.6%, respectively. Implemented the new algorithm on labview FPGA for fast real-time detection, which runs at 250MHz sample rate. Paper about this research has been accepted by <i>Annals of Nuclear Energy journal</i>.	
DESIGN & IMPLEMENT A SPARSE DNN ACCELERATOR	<i>Jan 2018 - Present</i>
<ul style="list-style-type: none">Implementing a novel DNN inference accelerator that can stitch together sparse data from both weight and input activations for parallel execution.	

Skills

Programming: Verilog, C/C++, Python, Java, Matlab, Bash Script, Javascript, Assembly
Tools/Simulators: VCS, Cadence, Quartus, Vivado, Labview, pthread, Gem5, LLVM
Machine Learning Library: Tensorflow, Pytorch, Matlab NN toolbox