



## RK3568\_ABCDE (Power&amp;GND)

A




Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package




RK3568  
BGA636\_19R00X19R00XIR20

movita		
Size	Title:	REV
A3	ROCK 3A	
	Page Name: RK3568_Power/GND	1.3
Date: 9/13/2022	Sheet: 6	of 28





Note:  
Except DDR3, other DQ sequences  
can not be swap




Caps should be placed under the U1000 package

<b>movita</b>		<b>REV</b>
<b>Size</b>	<b>Title:</b> <b>ROCK 3A</b>	
<b>A3</b>	<b>Page Name:</b> <b>RK3568_DDR PHY</b>	<b>1.3</b>

## RK3568\_I (VCCIO2 Domain)




**Note:**  
If the power domain voltage is adjusted  
the software configuration must  
be updated synchronously  
otherwise the IO may be damaged!



**Note:**  
For eMMC or Nand Flash:  
If eMMC\_D0/FLASH\_D0=0V at after power on and reset,  
then system will enter into Maskrom mode

**Layout note:**

Test point must be placed on the line, and no branch can be added




**Note:**  
For SPI Flash:  
If FSPI=0V at after power on and reset,  
then system will enter into Maskrom mode


**Note:**  
Reserve Testpoint for put the system into Maskrom mode to update the  
firmware when writing mismatched firmware or other conditions result in  
boot failure use this test point

Except in the case, please use Recovery Key  
Put the system into loader mode to the firmware

## RK3568\_J (VCCIO3 Domain)



### Default SDMMC0 & JTAG



**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package


movita		
Size	Title:	REV
A3	ROCK 3A Page Name: RK3568_Flash/SD Controller	1.3
Date: 9/13/2022	Sheet: 8 of 28	

# RK3568\_G(OSC/PLL/PMUIO1/2)

Note:

Adjusted the load capacitance according to the crystal specification.

U1G



**Note:**  
Caps between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

## PMUIO1 Domain


Operating Voltage = 1.8V / 3.3V

## PMUIO1 Domain

Operating Voltage = 1.8V / 3.3V

## PMUIO1/2/OSC Domain Logic Power

Operating Voltage = 0.9V



R5 → REFCLK\_OUT

REFCLK\_OUT → TSADC\_SHUT\_M0

TSADC\_SHUT\_M0 → TSADC\_SHUT\_ORG

TSADC\_SHUT\_ORG → TSADC\_SHUT\_M1

TSADC\_SHUT\_M1 → TSADC\_SHUT\_M0

TSADC\_SHUT\_M0 → PMIC\_SLEEP\_H

PMIC\_SLEEP\_H → MIC\_INT\_L

MIC\_INT\_L → SDMMC0\_DET\_L

SDMMC0\_DET\_L → USB\_OTG\_PWREN\_H\_GPIO0\_A5

USB\_OTG\_PWREN\_H\_GPIO0\_A5 → USB\_HOST\_PWREN\_H\_GPIO0\_A6

USB\_HOST\_PWREN\_H\_GPIO0\_A6 → V22

V22 → PMUIO1

PMUIO1 → VCC3V3\_PMU

VCC3V3\_PMU → R6

R6 → 2.2K

2.2K → R0201

R0201 → VCC3V3\_PMU

VCC3V3\_PMU → R7

R7 → 2.2K

2.2K → R0201

R0201 → VCC3V3\_PMU

VCC3V3\_PMU → R8

R8 → 2.2K

2.2K → R0201

R0201 → VCC3V3\_PMU

VCC3V3\_PMU → R9

R9 → 2.2K

2.2K → R0201

R0201 → VCC3V3\_PMU

VCC3V3\_PMU → R10

R10 → 2.2K

2.2K → R0201

R0201 → VCC3V3\_PMU


VCC3V3\_PMU → R11

R11 → 2.2K

2.2K → R0201


R0201 → VCC3V3\_PMU

**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the I/O may be damaged!




Size	Title:	REV
A3	PageName:	1.3
	K3568_OSC/PLL/PMUIO	
Date:	9/13/2022	Sheet: 9 of 28


## RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)



## RK3568\_S(MIPI\_DSI\_TX1)




## RK3568\_T(eDP\_TX)



**Note:**  
Caps between dashed green lines and U1000  
should be placed under the U1000 package  
other caps should be placed close to the U1000 package

## RK3568\_Q(HDMI2.0\_TX)



**movita**

Size	Title:	REV
A3	Page Name: RK3568_VO Interface_1	1.3
Date: 9/13/2022	Sheet: 10 of 28	

# RK3568\_L(VCCIO5 Domain)


A

UIL

## VCCIO5 Domain

Operating Voltage = 1.8V / 3.3V

LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREQn_M1	/ DS1_MCLK_M2	/ GPIO2_D0_d	AG6	PCIE20_CLKREQn_M1
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ DS1_SCLK_RX_M2	/ GPIO2_D1_d	AD7	PCIE20_WAKEn_M1
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREQn_M1	/ DS1_LRCK_RX_M2	/ GPIO2_D2_d	AC8	P_DET_L_GPIO2_D2
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ DS1_SD10_M2	/ GPIO2_D3_d	AC7	
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CS1_M1	/ PCIE30X2_CLKREQn_M1	/ DS1_SD11_M2	/ GPIO2_D4_d	AF5	
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ DS1_SD12_M2	/ GPIO2_D5_d	AF6	PCIE30X2_CLKREQn_M1
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERSTn_M1	/ DS1_SD13_M2	/ GPIO2_D6_d	AD6	PCIE30X2_WAKEn_M1
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART8_RX_M1	/ DS1_SD00_M2	/ GPIO2_D7_d	AH5	PCIE30X2_PERSTn_M1
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ DS1_SD01_M2	/ GPIO3_A0_d	AH4	GPIO3_A0
						AB8	
LCDC_D9	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERSTn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d	AE5	GPIO3_A2
LCDC_D10	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ 1253_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d	AG4	GPIO3_A3
LCDC_D11	/ VOP_BT1120_D2	/ GMAC1_TXD3_M0	/ 1253_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d	AF4	GPIO3_A4
LCDC_D12	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ 1253_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d	AH3	GPIO3_A5
LCDC_D13	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ 1253_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d	AG3	GPIO3_A6
LCDC_D14	/ VOP_BT1120_CLK	/ GMAC1_TXCLK_M0	/ 1253_SD1_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d	AH2	GMAC1_INT/PMEB_GPIO3_A7
LCDC_D15	/ VOP_BT1120_D5	/ GMAC1_RXCLK_M0	/ 1253_SD2_M0	/ SDMMC2_DET_M1	/ GPIO3_A7_d	AG2	MAC1_RSTn_GPIO3_B0
LCDC_D16	/ VOP_BT1120_D6	/ GMAC1_RXD0_M0	/ GMAC1_RXD1_M0	/ UART4_RX_M1	/ PWM8_M0	AG1	PWM_FAN
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ GMAC1_RXD2_M0	/ UART4_TX_M1	/ PWM9_M0	AF2	GPIO3_B2
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CRS_M0	/ 12C5_SCL_M0	/ PDM_SD10_M2	/ GPIO3_B3_d	AE1	I2C5_SCL_M0
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ 12C5_SDA_M0	/ PDM_SD11_M2	/ GPIO3_B4_d	AE1	I2C5_SDA_M0
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_RXD0_M0	/ 12C5_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d	AE2	I2C5_SCL_M1
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_RXD1_M0	/ 12C5_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d	AE3	I2C5_SDA_M1
LCDC_D22	/ VOP_BT1120_D13	/ GMAC1_RXEN_M0	/ 12C5_SCL_M2	/ PWM12_M0	/ GPIO3_B7_d	AD4	
LCDC_D23	/ VOP_BT1120_D14	/ GMAC1_MCLKINOUT_M0	/ 12C5_SDA_M2	/ PDM_SD12_M2	/ GPIO3_C0_d	AC2	LCD0_PWREN_H_GPIO3_C0
LCDC_HSYNC	/ VOP_BT1120_D15	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ DS1_SD02_M2	/ GPIO3_C1_d	AD1	PCIE20_PERSTn_M1
LCDC_VSYNC	/ VOP_BT1120_D16	/ SPI1_MISO_M1	/ UART5_RX_M1	/ DS1_SD03_M2	/ GPIO3_C2_d	AD5	GPIO3_C2
LCDC_DEN	/ VOP_BT1120_D17	/ P1_CLK_M1	/ UART5_RX_M1	/ DS1_SCLK_RX_M2	/ GPIO3_C3_d	AC4	GPIO3_C3
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_RX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d	AC3	GPIO3_C4
PWM15_IR_M0	/ VOP_PWM_M2	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ DS1_LRCK_RX_M2	/ GPIO3_C5_d	AC2	GPIO3_C5




Note:  
If the power domain voltage is adjusted,  
the software configuration must  
be updated synchronously,  
otherwise the 10 may be damaged!

RK3568  
BGA636\_19R00X19R00X1R20


Note:  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.

movita


Size	Title:	ROCK 3A	REV
		Page Name:	
A4	Page Name:	RK3568_VO Interface_2	1.3
Date:	9/13/2022	Sheet:	11 of 28



**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package  
other caps should be placed close to the U1000 package



## RK3568\_W(PCIe3.0 x2)



movito

<b>Size</b>	<b>Title:</b> <b>ROCK 3A</b>	<b>REV</b>
A3	<b>Page Name:</b> <b>Flash Power Manage</b>	1.3
<b>Date:</b> 9/13/2022	<b>Sheet:</b> 12	<b>of:</b> 28

# RK3568\_H(VCCIO1 Domain)


A

A

U1H


## VCCIO1 Domain

Operating Voltage = 1.8V / 3.3V



RK3568  
BGA636\_19R00X19R00X1R20

VCCIO1




Default 3.3V  
Note:  
If the power domain voltage is adjusted,  
the software configuration must  
be updated synchronously,  
otherwise the IO may be damaged!

C

C

## Note:

Caps between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package



Size	Title:	REV	
		Page Name:	1.3
A4	ROCK 3A	RK3568_Audio Interface	28
	Date:	9/13/2022	Sheet: 13 of 28

**movita**







# Flash Power Manage

A	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
	eMMC 1.8V	FLASH_VOL_SEL --> Logic=H
	Nand flash Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=L(Default)
B	SPI flash Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)

**Note:**

According to the actual choice of mounted  
Cannot be mounted at the same time




**Note:**


FLASH\_VOL\_SEL state decided to VCCIO2 domain IO driven by default  
Logic=L: 3.3V IO driven  
Logic=H: 1.8V IO driven

**movita**

Size	Title: ROCK 3A		REV
A4	Page Name:	Flash Power Manage	1.3
Date:	9/13/2022	Sheet:	16 of 28



# MicroSD Card




movita

Size	Title:	REV
A4	ROCK 3A	
	MicroSD Card	1.3
Date:	9/13/2022	Sheet: 18 of 28

# SPI Flash

FSPI\_CLK/FLASH\_ALE  
 FSPI\_D0/FLASH\_RDY  
 FSPI\_D1/FLASH\_RDn  
 eMMC\_RSTn/FSPI\_D2/FLASH\_WPn  
 FSPI\_D3/FLASH\_CSIn  
 FSPI\_CS0n/FLASH\_CS0n



Note:  
 Default t: 1.8V


Support:  
 1bit SPI NOR or SPI NAND  
 4bit SPI NOR or SPI NAND



## Note:




If Flash is compatible, please notice  
 when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted  
 when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted  
 when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

Size	Title:	REV
A4	ROCK 3A	
	SPI FLASH(Option)	1.3
Date:	9/13/2022	Sheet: 19 of 28




# MIPI\_CSI\_RX 2Lanes

A




D

Size	Title:	REV
A4	Page Name:	1.3
	MIPI_DSI_CSI	
Date: 9/13/2022	Sheet: 21 of 28	




SARADC_VIN1	Up Resistance	Down Resistance
HW_ID0	10K	DNP
HW_ID1	10K	110K
HW_ID2	20K	100K
HW_ID3	33K	100K
HW_ID4	18K	36K
HW_ID5	36K	51K
HW_ID6	51K	51K
HW_ID7	51K	36K
HW_ID8	36K	18K
HW_ID9	100K	33K
HW_ID10	100K	20K
HW_ID11	110K	10K
HW_ID12	DNP	10K




SARADC_VIN1	Up Resistance	Down Resistance
HW_ID1	10K	DNP
HW_ID2	10K	110K
HW_ID3	20K	100K
HW_ID4	33K	100K
HW_ID5	18K	36K
HW_ID6	36K	51K
HW_ID7	51K	51K
HW_ID8	51K	36K
HW_ID9	36K	18K
HW_ID10	100K	33K
HW_ID11	100K	20K
HW_ID12	110K	10K
HW_ID13	DNP	10K

## PowerOn/OFF\_Key



## Reset\_Key




1

2





3

4

# HDMI2.0 TX



$C_j \leq 0.4\text{pF}$



movita


Size	Title:	REV
A4	ROCK 3A	
	Page Name: HDMI	1.3
Date: 9/13/2022	Sheet: 23 of 28	


1

2


3

4








Size	Title: <b>ROCK 3A</b>		REV
A3	Page Name: <b>M KEY_PCIE3.0</b>		1.3
Date:	9/13/2022	Sheet:	25 of 28




## RTC IC --Option

### Note:

The power off hold time scheme is required,  
It is recommended to use external RTC IC  
But, it will not support the timing poweron function



<b>Size</b>	<b>Title:</b>	<b>ROCK 3A</b>	<b>REV</b>
A3	<b>Page Name:</b>	Power_CPU_RTC	1.3
<b>Date:</b>	9/13/2022	<b>Sheet:</b> 26	of 28



Note:  
If RK809-5 codec is not used,  
then Pin 14,15,16,17,19,40 Tie VSS  
Pin 18,36,37,38,35,39,41,34,42,44  
Leave floating

<b>Size</b>	<b>Title:</b>	<b>REV</b>
A2	ROCK 3A Power_PMIC	1.3
Date: 9/13/2022	Page Name:	Sheet: 27 of 28

A

A

B





B

C

C

D

D



PCIE20_TXP	1	PCIE20_TXP
PCIE20_RXN	2	PCIE20_RXN
PCIE20_RXP	3	PCIE20_RXP
PCIE20_RXN	4	PCIE20_RXN
PCIE20_REFCLKP	5	PCIE20_REFCLKP
PCIE20_REFCLKN	6	PCIE20_REFCLKN
PCIE20_WAKEb_MI	7	PCIE20_WAKEb_MI
PCIE20_WAKEb_MI	8	PCIE20_WAKEb_MI
PCIE20_RXOP	9	PCIE20_RXOP
PCIE20_TXON	10	PCIE20_TXON
PCIE20_RXIP	11	PCIE20_RXIP
PCIE20_TXIN	12	PCIE20_TXIN
PCIE20_RXOP	13	PCIE20_RXOP
PCIE20_RXIN	14	PCIE20_RXIN
PCIE20_RXIP	15	PCIE20_RXIP
PCIE20_RXIN	16	PCIE20_RXIN
PCIE20_REFCLKP_IN	17	PCIE20_REFCLKP_IN
PCIE20_REFCLKN_IN	18	PCIE20_REFCLKN_IN
USB3_OTG0_DP	19	USB3_OTG0_DP
USB3_OTG0_DM	20	USB3_OTG0_DM
USB3_OTG0_VBUSDET	21	USB3_OTG0_VBUSDET
USB3_OTG0_ID_CON	22	USB3_OTG0_ID_CON
USB3_OTG0_SSTXP	23	USB3_OTG0_SSTXP
USB3_OTG0_SSTXN	24	USB3_OTG0_SSTXN
USB3_OTG0_SSRRXP	25	USB3_OTG0_SSRRXP
USB3_OTG0_SSRRXN	26	USB3_OTG0_SSRRXN
USB3_HOST1_DP	27	USB3_HOST1_DP
USB3_HOST1_DM	28	USB3_HOST1_DM
USB3_HOST1_SSTXP	29	USB3_HOST1_SSTXP
USB3_HOST1_SSRRXP	30	USB3_HOST1_SSRRXP
USB3_HOST1_SSRRXN	31	USB3_HOST1_SSRRXN
USB3_HOST1_SSRXP	32	USB3_HOST1_SSRXP
USB1_HOST1_DP	33	USB1_HOST1_DP
USB1_HOST1_DM	34	USB1_HOST1_DM
USB2_HOST2_DP	35	USB2_HOST2_DP
USB2_HOST2_DM	36	USB2_HOST2_DM
USB2_HOST3_DP	37	USB2_HOST3_DP
USB2_HOST3_DM	38	USB2_HOST3_DM
USB2_HOST3_SSRRXP	39	USB2_HOST3_SSRRXP
USB_OTG_PWREN_H_GPIO0_A5	40	USB_OTG_PWREN_H_GPIO0_A5
USB_HOST_PWREN_H_GPIO0_A6	40	USB_HOST_PWREN_H_GPIO0_A6

PH1S15-220-A

Size	Title:	REV
A3	PageName: IO_CONNECTORS	1.3
Date: 9/13/2022	Sheet: 28 of 28	