MSc in Analogue & Digital IC Design

spi2dac.sv and Echo Synthesizer

Peter Cheung
Department of Electrical & Electronic Engineering
Imperial College London

Course webpage: https://github.com/Mastering-Digital-Design/Lab-Module
E-mail: p.cheung@imperial.ac.uk


Lecture Objectives

- Explore in detail the SystemVerilog design of the SPI interface module
- Examine the ADC used in the Analogue I/O card
- To provide some guidelines on how to perform diagnosis when things don't work
- To provide explanations on Part 4 of the experiment
- To explain how the ADC works
- To explain some of the major modules used in the experiment
- To explain the idea of offset binary vs 2's complement
- To explain the ALLPASS module and its use
- To explain how echo may be synthesized

Interfacing the FPGA to the DAC and ADC

- Overview of the DAC/ADC
- DAC is DC coupled (no capacitor in signal path)
- ADC is AC coupled (why?)
- Interface circuit to DAC:
 - spi2dac.sv
- Interface circuit to ADC
 - spi2adc.sv

Important points to note




PWM OUT

Lowpass

- ◆DAC and ADC function are NOT done within Cyclone V FPGA
- ◆Conversion from/to analogue signals are done with 2 8-pin chips on Add-on card
- ◆Why do we need serial-parallel interface circuits? To fit everything within 8-pin package
- ◆A single serial clock is used for both ADC and DAC set at 1MHz
- ◆This is different from the system clock of 50MHz (fixed within DE1-SoC)
- ◆Chip-select is low only when sending serial data to DAC chip on SDI pin
- ◆LDA is low only when all 10-bit data sent and DAC to be loaded with new value

spi2dac design overview

- The components inside spi2dac are:
- Clock divider
- Load detector to detect load pulse
- 3. FSM to control the spi interface
- 4. Parallel to serial shift register to shift OUT the command and data to the DAC
- Various gates e.g. inverters and AND gates



- Note that the SV code is designed to match the block diagram shown here
- It consists of TWO state machines, a counter and a shift register

The 1MHz clock generator

```
parameter
            BUF=1'b1;
                             // 0:no buffer, 1:Vref buffered
parameter
            GA N=1'b1;
                             // 0:gain = 2x, 1:gain = 1x
            SHDN N=1'b1;
                             // 0:power down, 1:dac active
parameter
logic [3:0] cmd = {1'b0,BUF,GA_N,SHDN_N};
                                                50MHz
                                                                                 1MHz
// --- internal 1MHz symmetical clock generator -
                                                                     ÷50
          clk 1MHz; // 1Mhz clock derived from
logic
logic [4:0] ctr;
                 // internal counter
                                                                                          dac cs
parameter TC = 5'd24; // Terminal Count - change to
initial begin
                                                   load
   clk 1MHz = 1'b0; // don't need to reset -
                                                                     load detector
                // ... Initialise when F
   ctr = 5'b0;
end
                                                                                          dac start
always_ff @ (posedge sysclk)
 if (ctr==5'b0) begin
     ctr <= TC;
     clk_1MHz <= ~clk_1MHz; // toggle the output clock for squarewave
   end
  else
     ctr <= ctr - 1'b1;
 / ---- end internal 1MHz symmetical clock generator -----
```

The load pulse detector

```
50MHz
                                                                                                            1MHz
     -- FSM to detect rising edge of load and falling edge of dac_cs
                                                                                               ÷50
// .... sr_state set on posedge of load
// .... sr_state reset when dac_cs goes high at the end of DAC output of
reg [1:0] sr_state;
parameter IDLE = 2'b00,WAIT_CSB_FALL = 2'b01, WAIT_CSB_HIGH = 2'b10;
                                                                                                                       dac cs
req
           dac start;
                           // set if a DAC write is detected
                                                                          load
initial begin
                                                                                               load detector
   sr_state = IDLE;
   dac_start = 1'b0; // set while sending data to DAC
                                                                                                                       dac start
   end
always_ff @ (posedge sysclk) // state transition
                                                                                                                  dac cs
   case (sr_state)
                                                                                 load
       IDLE: if (load==1'b1) sr_state <= WAIT_CSB_FALL;</pre>
       WAIT_CSB_FALL: if (dac_cs==1'b0) sr_state <= WAIT_CSB_HIGH;
                                                                                                            load
       WAIT_CSB_HIGH: if (dac_cs==1'b1) sr_state <= IDLE;
       default: sr_state <= IDLE;</pre>
                                                                                          IDLE
                                                                                                                          WAIT CSB FALL
   endcase
                                                                                                                          dac start=1
                                                                                       dac start=0
always @ (*)
   case (sr state)
       IDLE: dac start = 1'b0;
                                                                                                                          dac cs
                                                                                          dac cs
       WAIT CSB FALL: dac start = 1'b1;
                                                                                                         WAIT CSB HIGI
                                                                                                         dac start=1
       WAIT_CSB_HIGH: dac_start = 1'b0;
       default: dac_start = 1'b0;
   endcase
                                                                                                               dac cs

    End circuit to detect start and end of conversion state machine
```


The SPI Controller FSM

```
//---- spi controller FSM
// .... with 17 states (idle, and S1-S16
                                                                                                                 CS
                                                                         dac cs
// .... for the 16 cycles each sending 1-bit to dac)
reg [4:0] state;
initial begin
   state = 5'b0; dac cs = 1'b1;
                                                                                                 spi
                                                                         dac start
    end
                                                                                            controller
                                                                                                                LDA
always @(posedge clk_1MHz) // FSM state transition
                                                                                                FSM
    case (state)
              if (dac_start == 1'b1) // waiting to start
        5'd0:
                   state <= state + 1'b1;
                                                                             1MHz
               else
                   state <= 5'b0;
       5'd17: state <= 5'd0; // go back to idle state
       default: state <= state + 1'b1; // default go to next state</pre>
    endcase
always @ (*)
                        // FSM output
               begin
   dac_cs = 1'b0;
   case (state)
       5'd0:
                dac_cs = 1'b1;
       5'd17: dac_cs = 1'b1;
       default: dac_cs = 1'b0;
                                                                        0 \\\BUF\\\GA\\\SHDN\\\\D9\\D8\\D7\\D6\\\D5\\D4\\D3\\D2\\D1\\\D0\\X\X\\
                                                                   SDI
       endcase
   end //always
                                                                   LDAC
     ----- END of spi controller FSM
```

The data shift register

```
BUF=1'b1;
                                                                                                        // 0:no buffer, 1:Vref buffered
 parameter
parameter
                                            GA_N=1'b1;
                                                                                                       // 0:gain = 2x, 1:gain = 1x
                                                                                                       // 0:power down, 1:dac active
                                            SHDN N=1'b1;
parameter
logic [3:0] cmd = {1'b0,BUF,GA_N,SHDN_N}; // wire to VDD or GND
      // shift register for output data
      reg [15:0] shift_reg;
                                                                                                                                                                                                                                                                                                                                                  shift reg[15]
                                                                                                                                                                                                                                       data[9:0]
                                                                                                                                                                                                                                                                                                                                                                                                 SDI
      initial begin
                                                                                                                                                                                                                                                                                 16-bit data shift register
                       shift_reg = 16'b0;
                                                                                                                                                                                                                                               1MHz
                       end
                                                                                                                                                                                                                                                                                                                                                                                               SCK
                                                                                                                                                                                                                                               dac start
      always @(posedge clk_1MHz)
                       if((dac_start==1'b1)&&(dac_cs==1'b1))
                                                                                                                                                                                                                    11
                                        shift reg <= {cmd,data in,2'b00};
                       else
                                        shift reg <= {shift reg[14:0],1'b0};</pre>
      // Assign outputs to drive SPI interface to
                                        assign dac sck = !clk 1MHz&!dac cs;
                                                                                                                                                                                                                           0 \(\bur\)\(\bar{GA}\)\(\sh\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\bar{D}\)\(\b
                                                                                                                                                                                                         SDI
                                        assign dac_sdi = shift_reg[15];
                                                                                                                                                                                                         LDAC
```

Part 3 (ex10 & 11) - Testing DAC, SPI and PWM



- Use the 10 slider switches to set data value to converter to analogue voltage
- Continuously loading the switch value to DAC at 10KHz rate
- You need: clktick_16, pwm and spi2dac

How to minimize problems?

- 1. Top level module name and file name (i.e. *.v) must match. This rule only applies to top-level module connected to physical pins.
- 2. Always check each .v file for syntax error with Processing > Analyze Current File
- Make sure that you have included ONLY the files in your design with Project > Add/Remove files in Project
- 4. Make sure that you have specify the correct top-level entity by first open the top-level module file, and click **Project > Set as Top-level Entity**
- Always check for correctness of your design with Processing > Start >
 Start Analysis and Synthesize, and fix any errors
- 6. Check that you have assigned top-level ports to physical pins (done by editing the ct_name.qsf file).
- 7. Check that you have specified your device to be 5CSEMA5F31C6
- Always check compilation report on resource usage good indication on major errors

Common mistakes

- 1. Not using h: drive to store design (e.g. Desktop, Library etc.)
- 2. Bad organisation of design folder missing versions, files, folder etc.
- 3. Wrong case for signal names (all names are case sensitive)
- 4. Wrong number or wrong order of signals when instantiating a module
- 5. Different number of bits used in signals at top-level and lower modules
- 6. Missing pin assignments or use the wrong pin names
- 7. Volume control on add-on board set to zero (blue potentiometers)
- 8. Confusing instance names with module names in ModelSim
- 9. Wrong use of always @ (posedge clock)
- 10. You may use multiple always @ (posedge/negedge clk) block in the SAME module, but must not do assignment to the same signal more than once
- 11. Output port at instantiation (say at top-level module) MUST be wire, and NOT reg

ADC – used in add-on card

CH0

CH1

Microchip MCP3002 10-bit ADC

Uses successive approximation architecture

Serial Peripheral Interface (SPI)

- Analog inputs programmable as single-ended or pseudo-differential pairs
- · On-chip sample and hold
- SPI serial interface (modes 0,0 and 1,1)
- Single supply operation: 2.7V 5.5V
- 200 ksps max sampling rate at V_{DD} = 5V
- 75 ksps max sampling rate at V_{DD} = 2.7V

Syr	nbol	Description			Contro	Logic	<u>:</u>	Register
CS/	SHDN	Chip Select/Shutdown Input		CS	_ S/SHDN	D _{IN}	 CLK	▼ D _{OUT}
0	:H0	Channel 0 Analog Input						-001
0	H1	Channel 1 Analog Input		CS/S	нриЦ	1	7 8	V _{DD} /V _{REF}
\	'ss	Ground		00/0		٠ ;	≤ ັ	
1	D _{IN}	Serial Data In			CH0		ਨੂੰ 7	□ CLK
D	OUT	Serial Data Out			CH1□	3 8	3003 5	D _{OUT}
	LK	Serial Clock			V _{ss} □	4	3 5	\vdash
V _{DD}	N_{REF}	+2.7 \lor to 5.5 \lor Power Supply and Reference	Voltage Input		* ss—			J D _{IN}

 V_{SS}

 V_{DD}

10-Bit SAR

Datasheet

p15

DAC

Comparator

Input


Channel

Mux


Sample

and Hold

Serial Peripheral Interface for ADC (SPI)




Experiment 16 – All Pass circuit




Experiment 16 – top.v


```
module top (CLOCK_50, SW, HEX0_D, HEX1_D, HEX2_D,
DAC_SDI, SCK, DAC_CS, DAC_LD,
ADC_SDI, ADC_CS, ADC_SDO);
```



Experiment 16 – allpass.v (offset correction)




Experiment 17 – single echo synthesizer



- Single echo of source signal
- Signal flow-graph is simple: a K samples delay block, a gain block and an adder
- ◆ Use First-in-First-out memory to store sample: need a status signal "full" to indicate FIFO full
- ◆ Sampling frequency = 10KHz, theref a 8192 word FIFO provides 0.8192 second delay


Experiment 17 – single echo synthesizer

Processor - simple echo




- x 0.5 = signed right-shift by 1-bit (sign-extension)
- Verilog: $y[9:0] = x[9:0] + \{q[9], q[9:1]\};$
- Additional signal to processor module: data_valid = a high pulse whenever there is a new data_in
- Need to fill to First-in-First-out memory before starting to read data off it hence D-FF to sense full

Experiment 18 – multiple echoes synthesizer




- Instead of feedforward only, this uses a feedback loop
- ◆ To avoid instability, you must SUBTRACT delayed echo signal instead of add
- FIFO now stores y[9:0] output, and NOT input

Experiment 19 – variable delay echoes



- ◆ Entirely optional do this only if you have time and is truly interested (but at least test my solution)
- Use 2-port RAM instead of FIFO for delay block
- ◆ RAM only 9-bit wide (10-bit not a option), so store most-significant 9 bits y[9:1]
- Write_address = Read_address + delay value from SW[8:0] (SW[9] already used)
- Compute delay in millisecond and display as decimal value

Experiment 20 – voice corruptor (grand challenge)



- This part is purely for those who are enthusiastic about FPGA and digital circuits
- Change pitch and ensure voice remains intelligible
- Two delay channels with time-varying delays KA and KB as shown
- Merge the two signal by CROSS-FADING
- Built upon previous experiments two separate delay blocks required
- 38.3msec max delay chosen (could use other values)

