

# **Lecture 2**

## **Clocked circuits, Shift Registers & BCD converter**

Peter Cheung  
Department of Electrical & Electronic Engineering  
Imperial College London

Course webpage: <https://github.com/Mastering-Digital-Design/Lab-Module>  
E-mail: [p.cheung@imperial.ac.uk](mailto:p.cheung@imperial.ac.uk)

# Power of SystemVerilog: Integer Arithmetic

- ◆ Arithmetic operations make computation easy:


```
module add32 (  
    input  logic [31:0]    a,  
    input  logic [31:0]    b,  
    output logic [31:0]    sum  
);  
    assign sum = a + b;  
endmodule
```

- ◆ Here is a 32-bit adder with carry-in and carry-out:

```
module add32_carry (  
    input  logic [31:0]    a,  
    input  logic [31:0]    b,  
    input  logic           cin,  
    output logic [31:0]    sum,  
    output logic           cout  
);  
    assign {cout, sum} = a + b + cin;  
endmodule
```

# A larger example – 32-bit ALU

- Here is an 32-bit ALU with 5 simple instructions:



F2	F1	F0	Function
0	0	0	A + B
0	0	1	A + 1
0	1	0	A - B
0	1	1	A - 1
1	0	X	A * B

```


module mux2to1 (
    input  logic [31:0]    i0,
    input  logic [31:0]    i1,
    input  logic           sel,
    output logic [31:0]    out
);
    assign out = sel ? i1 : i0;
endmodule
    
```

```

module mux3to1 (
    input  logic [31:0]    i0,
    input  logic [31:0]    i1,
    input  logic [31:0]    i2,
    input  logic [1:0]     sel,
    output logic [31:0]    out
);
    always_comb
        case (sel)
            2'b00: out = i0;
            2'b01: out = i1;
            2'b10: out = i2;
            default: out = 32'bx;
        endcase
endmodule
    
```

# The arithmetic modules

- Here is an 32-bit ALU with 5 simple instructions:



```
module mul16 (  
    input  logic [15:0]    i0,  
    input  logic [15:0]    i1,  
    output logic [31:0]    pro  
);  
    assign prod = i0 * i1;  
endmodule
```

```
module sub32 (  
    input  logic [31:0]    i0,  
    input  logic [31:0]    i1,  
    output logic [31:0]    diff  
);  
    assign diff = i0 - i1;  
endmodule
```


```
module add32 (  
    input  logic [31:0]    i0,  
    input  logic [31:0]    i1,  
    output logic [31:0]    sum  
);  
    assign sum = i0 + i1;  
endmodule
```

# Top-level module – putting them together

- Given submodules:

```
module mux2to1 (i0, i1, sel, out);  
module mux3to1 (i0, i1, i2, sel, out);  
module add32 (i0, i1, sum);  
module sub32 (i0, i1, diff);  
module mul16 (i0, i1, prod);
```

```
module alu (  
    input logic [31:0] a,  
    input logic [31:0] b,  
    input logic [2:0] f,  
    output logic [31:0] r  
);  
    logic [32:0] addmux_out, submux_out;  
    logic [32:0] add_out, sub_out, mul_out;  
  
    mux2to1 adder_mux (b, 32'd1, f[0], addmux_out);  
    mux2to1 sub_mux (b, 32'd1, f[0], submux_out);  
    add32 our_adder (a, addmux_out, add_out);  
    sub32 out_sub (a, submux_out, sub_out);  
    mul16 our_mult (a[15:0], b[15:0], mul_out);  
    mux3to1 output_mux (add_out, sub_out, mul_out, f[2:1], r);  
endmodule
```




# Learning outcomes

---

- ❖ How to specify a simple binary counter?
- ❖ How to convert from binary to BCD format?
- ❖ How to generate various clock signals with different periods?
- ❖ How to specify shift registers?
- ❖ How to design a Linear Feedback Shift Register (LFSR) that produces pseudo-random binary sequence (PRBS)?
- ❖ How to specify ROM and RAM in SystemVerilog

# Example: Simple Counter




```
module counter #(
    parameter WIDTH = 4
)() // interface signals
    input logic      clk,      // clock
    input logic      rst,      // reset
    input logic      en,       // counter enable
    output logic [WIDTH-1:0] count // count output
);
    always_ff @ (posedge clk)
        if (rst) count <= {WIDTH{1'b0}};
        else    count <= count + {{WIDTH-1{1'b0}}, en};
endmodule
```

# Mapping from SV to hardware

```
if (rst) count <= {WIDTH{1'b0}};  
else    count <= count + {{WIDTH-1{1'b0}}, en};
```


```
8   output reg [WIDTH-1:0] count  
11  always_ff @ (posedge clk)
```





# Displaying a binary number as decimal


---



- ◆ In Lab 4 Task 2, you are required to display the counter value as binary coded decimal number instead of hexadecimal. A SystemVerilog component **`bin2bcd_16.sv`** is provided.
- ◆ Hex numbers are difficult to interpret. Often we would like to see the binary value displayed as decimal. For that we need to design a combinational circuit to converter from binary to binary-coded decimal. For example, the value `8'hff` or `8'b11111111` is converted to `8'd255` in decimal.

# Shift and Add 3 algorithm [1] – shifting operation

- ◆ Let us consider converting hexadecimal number 8'h7C (which is decimal 8'd124)
- ◆ Shift the 8-bit binary number left by 1 bit = multiply number by 2
- ◆ Shifting the number left 8 times = multiply number by  $2^8$
- ◆ Now truncate the number by dropping the bottom 8 bits = divide number by  $2^8$
- ◆ So far we have done nothing to the number – it has the same value
- ◆ The idea is that, as we shift the number left into the BCD digit “bins”, we make the necessary adjustment to the hex number so that it conforms to the BCD rule (i.e. falls within 0 to 9, instead of 0 to 15)



# Shift and Add 3 algorithm [2] – shift left with problem

- ◆ If we take the original 8-bit binary number and shift this three times into the BCD digit positions. After 3 shifts we are still OK, because the **ones digit** has a value of 3 (which is OK as a BCD digit).
- ◆ If we shift again (4<sup>th</sup> time), the digit now has a value of 7. This is still OK. However, no matter what the next bit it, another shift will make this digit illegal (either as hexadecimal “e” or “f”, both not BCD).
- ◆ In our case, this will be a “F”!

	Hundreth BCD	Tens BCD	Ones BCD	8-bit binary	
Original binary number				0 1 1 1	1 1 0 0
Shift left 1 bit – no problem			0	1 1 1 1	1 0 0 0
Shift left 1 bit – no problem			0 1	1 1 1 1	0 0 0 0
Shift left 1 bit – no problem			0 1 1	1 1 1 0	0 0 0 0
Shift left 1 bit – no problem			0 1 1 1	1 1 0 0	0 0 0 0
Shift left 1 bit – problem, not BCD			1 1 1 1	1 0 0 0	0 0 0 0

# Shift and Add 3 algorithm [3] – shift and adjust

- ◆ So on the fourth shift, we detect that the value is  $\geq 5$ , then we adjust this number by adding 3 before the next shift.
- ◆ In that way, after the shift, we move a 1 into the tens BCD digit as shown here.

	Hundreth BCD	Tens BCD	Ones BCD	8-bit binary	
Original binary number				0 1 1 1	1 1 0 0
Shift left 1 bit – no problem			0	1 1 1 1	1 0 0 0
Shift left 1 bit – no problem			0 1	1 1 1 1	0 0 0 0
Shift left 1 bit – no problem			0 1 1	1 1 1 0	0 0 0 0
Shift left 1 bit – no problem			0 1 1 1	1 1 0 0	0 0 0 0
<b>Perform adjustment Before shifting by adding 3</b>			1 0 1 0	1 0 0 0	0 0 0 0
We perform adjustment (if $\geq 5$ , add 3) before shift		1	0 1 0 1	1 1 0 0	0 0 0 0

# Shift and Add 3 algorithm [4] – full conversion

- ◆ In summary, the basic idea is to shift the binary number left, one bit at a time, into locations reserved for the BCD results.
- ◆ Let us take the example of the binary number 8'h7C. This is being shifted into a 12-bit/3 digital BCD result of 12'd124 as shown below.

	Hundreth BCD	Tens BCD	Ones BCD	8-bit binary	
Original binary number				0 1 1 1	1 1 0 0
Shift left three times no adjust			0 1 1	1 1 1 0	0
Shift left Ones = 7, $\geq 5$			0 1 1 1	1 1 0 0	
Add 3			1 0 1 0	1 1 0 0	
Shift left Ones = 5		1	0 1 0 1	1 0 0	
Add 3		1	1 0 0 0	1 0 0	
Shift left 2 times Tens = 6, $\geq 5$		1 1 0	0 0 1 0	0	
Add 3		1 0 0 1	0 0 1 0	0	
Shift left BCD value is correct	1	0 0 1 0	0 1 0 0		

# SystemVerilog implementation - bin2bcd\_8.sv


```
14 module bin2bcd_8 (  
15     input  logic [7:0]  x,          // value to be converted  
16     output logic [11:0] BCD         // BCD digits  
17 );  
18 // Concatenation of input and output  
19 logic [19:0] result; // = bit in x + 4 * no of digits  
20 integer i;  
21  
22 always_comb  
23 begin  
24     result[19:0] = 0;  
25     result[7:0] = x; // bottom 8 bits has input value  
26  
27     for (i=0; i<8; i=i+1) begin  
28         // Check if unit digit >= 5  
29         if (result[11:8] >= 5)  
30             result[11:8] = result[11:8] + 4'd3;  
31  
32         // Check if ten digit >= 5  
33         if (result[15:12] >= 5)  
34             result[15:12] = result[15:12] + 4'd3;  
35  
36         // Shift everything left  
37         result = result << 1;  
38     end  
39  
40     // Decode output from result  
41     BCD = result[19:8];  
42 end  
43  
44 endmodule
```

## A Flexible Timer – clktick.sv

- ◆ Instead of having a counter that count events, we often want a counter to provide a measure of **time**. We call this a **timer**.
- ◆ Here is a useful **timer** component that uses a clock reference, and produces a pulse lasting for one cycle every  $N+1$  clock cycles.
- ◆ If “en” signal is low (not enabled), the clk pulses are ignored.


```
module clktick #(
    parameter WIDTH = 16
)()
    // interface signals
    input  logic      clk,      // clock
    input  logic      rst,      // reset
    input  logic      en,       // enable signal
    input  logic [WIDTH-1:0] N, // clock divided by N+1
    output logic      tick      // tick output
;

    logic [WIDTH-1:0] count;
```



## clktick.sv explained

- ◆ “count” is an internal counter with WIDTH bits
- ◆ We use this as a down (instead of up) counter
- ◆ The counter value goes from N to 0, hence there are N+1 clock cycles for each tick pulse





```
always_ff @ (posedge clk)
    if (rst) begin
        tick <= 1'b0;
        count <= N;
    end
    else if (en) begin
        if (count == 0) begin
            tick <= 1'b1;
            count <= N;
        end
        else begin
            tick <= 1'b0;
            count <= count - 1'b1;
        end
    end
endmodule
```





## Cascading counters

- By connecting **clktick** module in series with a counter module, we can produce a counter that counts the number of millisecond elapsed as shown below.



# Clock divider (clkdiv.sv)


- ◆ Another useful module is a **clock divider circuit**.
- ◆ This produces a **symmetrical** clock output, dividing the input clock frequency by a factor of  $2*(K+1)$ .



```
module clkdiv #(
    parameter WIDTH = 16
)()
    input logic      clkin, // Clock input signal to be divided
    input logic      en,    // enable clk divider when high
    input logic [WIDTH-1:0] K, // half clock period counts K+1 clkin cycles
    output logic      clkout // symmetric clock output Fout = Fin / 2*(K+1)
); // End of port list

logic [WIDTH-1:0] count; // internal counter
```

# clkdiv.v explained





```
initial clkout = 1'b0;           // alternative way to initialise logic
initial count = {WIDTH{1'b0}}   // ... or FF (Good for FPGA designs)

//----- Main Body of the module -----

always_ff @ (posedge clkkin)
    if (en == 1'b1)
        if (count == {WIDTH{1'b0}} begin
            clkout <= ~clkout;           // toggle the clock output
            count <= K; // shift right one bit
        end
        else
            count <= count - 1'b1;
endmodule // End of Module clkdiv
```

# Shift Register specification in SystemVerilog




```

module sreg4 (
    input logic clk,      // input clock
    input logic rst,      // reset
    input logic data_in,  // serial data in
    output logic data_out // serial data out
);
    // End of port list


    logic [4:1] sreg;      // shift register

    always_ff @ (posedge clk)
        if (rst)
            sreg <= 4'b0;
        else begin
            sreg[4] <= sreg[3];
            sreg[3] <= sreg[2];
            sreg[2] <= sreg[1];
            sreg[1] <= data_in;
        end
    assign data_out = sreg[4];
endmodule
    
```



**sreg <= {sreg[3:1], data\_in};**


# Linear Feedback Shift Register (LFSR) (1)



- ◆ Assuming that the initial value is 4'b0001.
- ◆ This shift register counts through the sequence as shown in the table here.
- ◆ This is now acting as a 4-bit counter, whose count value appears somewhat random.
- ◆ This type of shift register circuit is called “**Linear Feedback Shift Register**” or LFSR.
- ◆ Its value is sort of random, but repeat every  $2^N - 1$  cycles (where N = no of bits).
- ◆ The “taps” from the shift register feeding the XOR gate(s) is defined by a polynomial as shown above.

Q4	Q3	Q2	Q1	count
0	0	0	1	1
0	0	1	0	2
0	1	0	0	4
1	0	0	1	9
0	0	1	1	3
0	1	1	0	6
1	1	0	1	13
1	0	1	0	10
0	1	0	1	5
1	0	1	1	11
0	1	1	1	7
1	1	1	1	15
1	1	1	0	14
1	1	0	0	12
1	0	0	0	8
0	0	0	1	1

# Primitive Polynomial




Primitive polynomial:  $1 + X^3 + X^4$

- ◆ This circuit implements the LFSR based on this **primitive polynomial**:
- ◆ The polynomial is of order 4 (highest power of x)
- ◆ This produces a **pseudo random binary sequence** (PRBS) of length  $2^4 - 1 = 15$
- ◆ Here is a table showing primitive polynomials at different sizes (or orders)


$m$		$m$	
3	$1 + X + X^3$	14	$1 + X + X^6 + X^{10} + X^{14}$
4	$1 + X + X^4$	15	$1 + X + X^{15}$
5	$1 + X^2 + X^5$	16	$1 + X + X^3 + X^{12} + X^{16}$
6	$1 + X + X^6$	17	$1 + X^3 + X^{17}$
7	$1 + X^3 + X^7$	18	$1 + X^7 + X^{18}$
8	$1 + X^2 + X^3 + X^4 + X^8$	19	$1 + X + X^2 + X^5 + X^{19}$
9	$1 + X^4 + X^9$	20	$1 + X^3 + X^{20}$
10	$1 + X^3 + X^{10}$	21	$1 + X^2 + X^{21}$
11	$1 + X^2 + X^{11}$	22	$1 + X + X^{22}$
12	$1 + X + X^4 + X^6 + X^{12}$	23	$1 + X^5 + X^{23}$
13	$1 + X + X^3 + X^4 + X^{13}$	24	$1 + X + X^2 + X^7 + X^{24}$

# lfsr4.sv




```
module lfsr4 (  
    input logic      clk,      // clock  
    input logic      rst,      // reset  
    output logic [4:1] data_out // pseudo-random output  
);  
  
always_ff @ (posedge clk, posedge rst)  
    if (rst)  
        sreg <= 4'b1;  
    else  
        sreg <= {sreg[3:1], sreg[4] ^ sreg[3]};  
  
assign data_out = sreg;  
endmodule
```

## Simplified 4 x 4 ROM array






# Simplified 8 x 6 Static RAM array



# System Verilog specification of 256 x 8 ROM


```
1  module rom #(
2      parameter    ADDRESS_WIDTH = 8,
3      parameter    DATA_WIDTH = 8
4  ) (
5      input logic    clk,
6      input logic    [ADDRESS_WIDTH-1:0] addr,
7      output logic    [DATA_WIDTH-1:0] dout
8  );
9
10 logic [DATA_WIDTH-1:0] rom_array [2**ADDRESS_WIDTH-1:0];
11
12 initial begin
13     $display("Loading rom.");
14     $readmemh("sinerom.mem", rom_array);
15 end;
16
17 always_ff @(posedge clk)
18     // output is synchronous
19     dout <= rom_array [addr];
20
21 endmodule
```

Verilator gives a warning unless you add an extra line!!!!



# Initialization of the ROM

```
12 initial begin
13     $display("Loading rom.");
14     $readmemh("sinerom.mem", rom_array);
15 end;
```




sinegen.py

```
1 import math
2 import string
3 f = open("sinerom.mem", "w")
4 for i in range(256):
5     v = int(math.cos(2*3.1416*i/256)*127+127)
6     if (i+1)%16 == 0:
7         s = "{hex:2X}\n"
8     else:
9         s = "{hex:2X} "
10    f.write(s.format(hex=v))
11
12 f.close()
```

sinerom.mem

1	FE	FD	FD	FD	FD	FD	FC	FC	FB	FA	FA	F9	F8	F7	F6	F5
2	F4	F3	F1	F0	EF	ED	EB	EA	E8	E6	E5	E3	E1	DF	DD	DA
3	D8	D6	D4	D1	CF	CD	CA	C8	C5	C2	C0	BD	BA	B8	B5	B2
4	AF	AC	A9	A6	A3	A0	9D	9A	97	94	91	8E	8B	88	85	82
5	7E	7B	78	75	72	6F	6C	69	66	63	60	5D	5A	57	54	51
6	4E	4B	48	45	43	40	3D	3B	38	35	33	30	2E	2C	29	27
7	25	23	20	1E	1C	1A	18	17	15	13	12	10	E	D	C	A
8	9	8	7	6	5	4	3	3	2	1	1	0	0	0	0	0
9	0	0	0	0	0	0	1	1	2	3	3	4	5	6	7	8
10	9	A	C	D	E	10	12	13	15	17	18	1A	1C	1E	20	23
11	25	27	29	2C	2E	30	33	35	38	3B	3D	40	43	45	48	4B
12	4E	51	54	57	5A	5D	60	63	66	69	6C	6F	72	75	78	7B
13	7F	82	85	88	8B	8E	91	94	97	9A	9D	A0	A3	A6	A9	AC
14	AF	B2	B5	B8	BA	BD	C0	C2	C5	C8	CA	CD	CF	D1	D4	D6
15	D8	DA	DD	DF	E1	E3	E5	E6	E8	EA	EB	ED	EF	F0	F1	F3
16	F4	F5	F6	F7	F8	F9	FA	FA	FB	FC	FC	FD	FD	FD	FD	FD

# Simple Sinewave Generator



```
1 module sinegen #(
2     parameter A_WIDTH = 8,
3     parameter D_WIDTH = 8
4 )
5     // interface signals
6     input logic      clk,      // clock
7     input logic      rst,      // reset
8     input logic      en,       // enable
9     input logic [D_WIDTH-1:0] incr, // increment for addr counter
10    output logic [D_WIDTH-1:0] dout // output data
11 );
12    logic [A_WIDTH-1:0] address; // interconnect wire
13
14    counter addrCounter (
15        .clk (clk),
16        .rst (rst),
17        .en (en),
18        .incr (incr),
19        .count (address)
20    );
21
22    rom sineRom (
23        .clk (clk),
24        .addr (address),
25        .dout (dout)
26    );
27
28
29 endmodule
```


Instantiate counter module called addrCounter

external signal name

Internal signal name

# Parameterised ROM


```
1  module rom #(                                counter
2      parameter  ADDRESS_WIDTH = 8,
3      parameter  DATA_WIDTH = 8
4  ) (
5      input logic      clk,
6      input logic [ADDRESS_WIDTH-1:0] addr,
7      output logic [DATA_WIDTH-1:0] dout
8  );
9
10 logic [DATA_WIDTH-1:0] rom_array [2**ADDRESS_WIDTH-1:0];
11
12 initial begin
13     $display("Loading rom.");
14     $readmemh("sinerom.mem", rom_array);
15 end;
16
17 always_ff @(posedge clk)
18     // output is synchronous
19     dout <= rom_array [addr];
20
21 endmodule
22
```



```
rom #(10, 9) sineRom_1024x9 (.....)
```

# Dual-port ROM

```
1 module rom2ports #(
2     parameter ADDRESS_WIDTH = 8,
3     parameter DATA_WIDTH = 8
4 ) (
5     input logic          clk,
6     input logic [ADDRESS_WIDTH-1:0] addr1,
7     input logic [ADDRESS_WIDTH-1:0] addr2,
8     output logic [DATA_WIDTH-1:0] dout1,
9     output logic [DATA_WIDTH-1:0] dout2
10 );
11
12 logic [DATA_WIDTH-1:0] rom_array [2**ADDRESS_WIDTH-1:0];
13
14 initial begin
15     $display("Loading rom.");
16     $readmemh("sinerom.mem", rom_array);
17 end;
18
19 always_ff @(posedge clk) begin
20     // output is synchronous
21     dout1 <= rom_array [addr1];
22     dout2 <= rom_array [addr2];
23 end
24
25 endmodule
```



# Dual-port RAM

```
1 module ram2ports #(
2     parameter ADDRESS_WIDTH = 8,
3     parameter DATA_WIDTH = 8
4 )
5     input logic      clk,
6     input logic      wr_en,
7     input logic      rd_en,
8     input logic [ADDRESS_WIDTH-1:0] wr_addr,
9     input logic [ADDRESS_WIDTH-1:0] rd_addr,
10    input logic [DATA_WIDTH-1:0] din,
11    output logic [DATA_WIDTH-1:0] dout
12 );
13
14    logic [DATA_WIDTH-1:0] ram_array [2**ADDRESS_WIDTH-1:0];
15
16    always_ff @(posedge clk) begin
17        if (wr_en == 1'b1)
18            ram_array[wr_addr] <= din;
19        if (rd_en == 1'b1)
20            // output is synchronous
21            dout <= ram_array [rd_addr];
22    end
23 endmodule
```

