
# Graphics Hardware


CS7GV3 – Real-time Rendering

## Digital Logic and Arithmetric

Ripple Carry Adder



### Function Unit



### Fundamental Micro-operations

- Register transfer
- Arithmetic operations
  - Addition
  - Subtraction
- Logic operations
  - AND, OR, XOR ...
- Shift operations
  - Left, Right ...

### Floating-point Numbers

```
X = \pm m \cdot b^e

i j k 0
s exponent mantissa
```

```
b = 2

e = exponent - bias

bias = 2^{j-k-1}-1

if (m \neq 0) then m = 1.mantissa

if (s = 0) then X > 0

if (s = 1) then X < 0
```

IEEE standard for floating-point arithmetic 754-2008. August 2008.

### **IEEE Specification**



Precision	I	j	k	e(bits)	m(bits)	bias
Single	21	30	22	•	24	127=2 <sup>7</sup> -1
Single Double	31 63	30 62	51	11	53	1023=2 <sup>10</sup> -1
Dombie	05	02	31		33	1025-2 -1

Single 
$$(-1)^S \times (1.m) \times 2^{e-127}$$
  
Double  $(-1)^S \times (1.m) \times 2^{e-1023}$ 


### Exponent Compare & Align the Mantissa

$$X = 1.1100 \times 2^{4} = 28$$


$$+Y = 1.1000 \times 2^{2} = 6$$

$$1.1100 \times 2^{4}$$
Align
$$\frac{+0.0110 \times 2^{4}}{10.0010 \times 2^{4}} = 34$$


## Floating-point Adder




## Pipelined Floating-point Adder




## Datapath



### Algorithmic State Machine




### Control for the Datapath



## Xbox 360 (2005)

- CPU
  - 3 cores
- GPU
  - 48 parallel, unified shaders



### Amdahl's Law

 Amdahl's Law equation (1) allows us to compute the speedup that can be achieved.


$$Speedup = \frac{\frac{1}{Fraction_{enhanced}}}{\frac{Fraction_{enhanced}}{Speedup_{enhanced}} + (1 - Fraction_{enhanced})}$$
(1)

 Amdahl's Law equation (2) tells us that in order to achieve a speedup of 80 with 100 processors only 0.25% of the code may executed sequentially.

$$80 = \frac{\frac{1}{\text{Fraction}_{\text{parallel}}}}{\frac{1}{100} + (1 - \text{Fraction}_{\text{parallel}})} \tag{2}$$


#### NVIDIA Tesla (2008): A unified Graphics and Computing Architecture

- Streaming-processors (SPs)
  - 128 (5120 in 2018)
- Streaming-multiprocessors (SMs)
  - 16
- Texture Processor Clusters (TPCs)
  - 8
- No logical order of graphics pipeline stages




#### Scalable Memory System

- Raster operation-processors (ROPs)
  - 6 (fixed-function)
  - Perform color and depth frame buffer directly on memory
- Interconnection Network
  - Moves fragment colour and depth from Streaming processor array (SPA) to Raster operationprocessors (ROPs)
  - Also provides access to the textures in the external DRAM




### Input to the Streaming processor array (SPA)

- Input assembler
  - Collects vertex work as directed by the input command stream
- Vertex work distribution
  - Distributes Vertex work packets to TPCs in the SPA
- The Texture Processor Clusters (TPCs) executes:
  - Vertex shader programs
  - Geometry shader programs
  - Output is written to on-chip buffers
- Viewport/clip/setup/raster/Zcull
  - Takes the output from the buffer
  - Rasterizes it into fragments
- Pixel work distribution
  - Send fragments to the appropriate TCDs




### Texture Processor Cluster (TPC)

- Geometry Controller
  - Manages input and output vertex attributes
- SM Controller (SMC)
- Streaming multiprocessors (SMs)
  - Two
- Texture Unit




# Streaming Multiprocessor (SM)

- Unified graphics and computing multiprocessor
  - Vertex shader
  - Geometry shader
  - Fragment shader
  - Parallel computing shader
- Special function Units (SFUs)
- Multithreaded instruction fetch and issue unit (MT Issue)



# Single-instruction Multiple-thread

- Warps
  - 32 parallel threads
  - Pool of 24 warps
  - Total of 768



### SIMT Stack

```
foo[] = \{4,8,12,16\};
 A: v = foo[tid.x];
 B: if (v < 10)
                          В
 C:
        \mathbf{v} = 0;
    else
                                   T3 T4
                          D
 D:
        v = 10;
 E: w = bar[tid.x] + v;
                          Ε
```

# One stack per warp SIMT Stack


DC DDC Active Mack

PURPU ACTIVE Mask					
E	-	1111			
D	Е	0011			
С	E	1100			

#### Handles **Branch Divergence**

### GeForce 8800 Ultra Die Layout

Text



## NVIDIA TITAN (2018)

- Transistor Count
  - 21.1 Billion
- Total Video Memory
  - 12288 MB HBM2
- CUDA Cores
  - 5120 (single precision)
- 640 Tensor Cores
- Streaming Multiprocessors (SMs)
  - 80 (64 SP per SM)
- 110 TeraFLOPS

