

Lab 2 g13_SIG_CH_MAJ

Group 13

Yongru Pan 261001758

Chenyi Xu 260948311

Description of Circuit Function:

The entity name is **g13_SIG_CH_MAJ**. The purpose of this lab is to work on the essential building blocks for SHA 256 hashing functions used in Bitcoin mining. The Maj function outputs the bit (either 0 or 1) that appears most frequently among its three input bits. The Ch function acts as a selector between two inputs, outputting one of them based on the value of a third bit. It is essentially a 2-input multiplexer. SIG functions xored the three inputs.

Inputs:

A_o: A 32-bit input signal (std_logic_vector of size 31 downto 0)
B_o: A 32-bit input signal (std_logic_vector of size 31 downto 0)
C_o: A 32-bit input signal (std_logic_vector of size 31 downto 0)
E_o: A 32-bit input signal (std_logic_vector of size 31 downto 0)
F_o: A 32-bit input signal (std_logic_vector of size 31 downto 0)
G_o: A 32-bit input signal (std_logic_vector of size 31 downto 0)

Outputs:

SIG0: A 32-bit output signal (std_logic_vector of size 31 downto 0)
SIG1: A 32-bit output signal (std_logic_vector of size 31 downto 0)
CH: A 32-bit output signal (std_logic_vector of size 31 downto 0)
MAJ: A 32-bit output signal (std_logic_vector of size 31 downto 0)


VHDL Description of the Circuit


```
1  -- Version 1.0
2  -- Authors: Chenyi Xu; Yongru Pan
3  -- Date: February 28, 2024 (enter the date of the latest edit to the file)
4
5  library ieee; -- allows use of the std_logic_vector type
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all; -- needed if you are using unsigned rotate operations
8  entity g13_SIG_CH_MAJ is
9  port ( A_o, B_o, C_o, E_o, F_o, G_o : in std_logic_vector(31 downto 0);
10        SIG0, SIG1, CH, MAJ : out std_logic_vector(31 downto 0)
11  );
12  end g13_SIG_CH_MAJ;
13
14  architecture arch of g13_SIG_CH_MAJ is
15  begin
16      -- MAJ
17      maj3_1: process(A_o, B_o, C_o)
18      begin
19          MAJ <= (A_o and B_o) xor (B_o and C_o) xor (A_o and C_o);
20      end process maj3_1;
21
22      -- CH
23      ch3_1: process(E_o, F_o, G_o)
24      begin
25          CH <= (E_o and F_o) xor (not E_o and G_o);
26      end process ch3_1;
27
28      -- SIG0
29      sig0_Process: process(A_o)
30      begin
31          SIG0 <= std_logic_vector(rotate_right(unsigned(A_o), 2)) xor
32                  std_logic_vector(rotate_right(unsigned(A_o), 13)) xor
33                  std_logic_vector(rotate_right(unsigned(A_o), 22));
34      end process sig0_Process;
35
36      -- SIG1
37      sig1_Process: process(E_o)
38      begin
39          SIG1 <= std_logic_vector(rotate_right(unsigned(E_o), 6)) xor
40                  std_logic_vector(rotate_right(unsigned(E_o), 11)) xor
41                  std_logic_vector(rotate_right(unsigned(E_o), 25));
42      end process sig1_Process;
43  end arch;
```

Final Version of Testbench File

```
27 LIBRARY ieee;
28 USE ieee.std_logic_1164.all;
29
30 ENTITY g13_SIG_CH_MAJ_vhd_tst IS
31 END g13_SIG_CH_MAJ_vhd_tst;
32 ARCHITECTURE g13_SIG_CH_MAJ_arch OF g13_SIG_CH_MAJ_vhd_tst IS
33 -- constants
34 -- signals
35 SIGNAL A_o : STD_LOGIC_VECTOR(31 DOWNTO 0);
36 SIGNAL B_o : STD_LOGIC_VECTOR(31 DOWNTO 0);
37 SIGNAL C_o : STD_LOGIC_VECTOR(31 DOWNTO 0);
38 SIGNAL CH : STD_LOGIC_VECTOR(31 DOWNTO 0);
39 SIGNAL E_o : STD_LOGIC_VECTOR(31 DOWNTO 0);
40 SIGNAL F_o : STD_LOGIC_VECTOR(31 DOWNTO 0);
41 SIGNAL G_o : STD_LOGIC_VECTOR(31 DOWNTO 0);
42 SIGNAL MAJ : STD_LOGIC_VECTOR(31 DOWNTO 0);
43 SIGNAL SIG0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
44 SIGNAL SIG1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
45 COMPONENT g13_SIG_CH_MAJ
46 PORT (
47 A_o : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
48 B_o : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
49 C_o : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
50 CH : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
51 E_o : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
52 F_o : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
53 G_o : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
54 MAJ : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
55 SIG0 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
56 SIG1 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
57 );
58 END COMPONENT;
59 BEGIN
60 i1 : g13_SIG_CH_MAJ
61 PORT MAP (
62 -- list connections between master ports and signals
63 A_o => A_o,
64 B_o => B_o,
65 C_o => C_o,
66 CH => CH,
67 E_o => E_o,
68 F_o => F_o,
69 G_o => G_o,
70 MAJ => MAJ,
71 SIG0 => SIG0,
72 SIG1 => SIG1
73 );
74 init : PROCESS
75 -- variable declarations
76 BEGIN
77 -- code that executes only once
78 WAIT;
79 END PROCESS init;
80 always : PROCESS
81 -- optional sensitivity list
82 (
83 -- variable declarations
84 BEGIN
85 -- code executes for every event on sensitivity list
86 A_o <= x"FF000000";
87 B_o <= x"00FF0000";
88 C_o <= x"0000FF00";
89 E_o <= x"000000FF";
90 F_o <= x"AA000000";
91 G_o <= x"00000099";
92 WAIT FOR 10 ns;
93 A_o <= x"37000000";
94 B_o <= x"00432100";
95 C_o <= x"00007780";
96 E_o <= x"00000321";
97 F_o <= x"AA000000";
98 G_o <= x"0500D032";
99
100 WAIT FOR 5 ns;
101 A_o <= x"006c0000";
102 B_o <= x"09912100";
103 C_o <= x"00000000";
104 E_o <= x"00000642";
105 F_o <= x"AA000000";
106 G_o <= x"80000001";
107 WAIT FOR 5 ns;
108
109 FOR i IN 1 TO 25 LOOP
110 A_o <= SIG0;
111 C_o <= SIG1;
112 E_o <= MAJ;
113 G_o <= CH;
114
115 -- Wait for 5 ns after updating the signals to simulate time delay
116 WAIT FOR 5 ns;
117 END LOOP;
118
119 WAIT;
120 END PROCESS always;
121 END g13_SIG_CH_MAJ_arch;
```

Screenshots of the simulation results for the final simulation run





[illegible]