

Student ID: _____

Family Name: _____

Other Name: _____

Desk: _____

Date: _____

Exam Mark: _____

In-Workshop Examination, WRKXX, Week W, Semester 2, 20YY

**Computer Systems
COMP SCI 2000, 7081**

Official Reading Time: 5 mins
Writing Time: 40 mins
Total Duration: 45 mins

Questions

Answer all 6 questions

Time

40 mins

Marks

40 marks

40 Total

Instructions for Candidates

- This is a closed book exam.
- Answer all questions in the spaces provided.
- Examination material must not be removed from the examination room.
- You must attend your enrolled workshop.
- A student ID card must be displayed at all times.
- No calculators or other electronics are permitted.
- Mobile phones must be turned off.
- Personal effects may be kept in a bag but, this must be placed on the floor.
- No talking or looking at other student's work.

Permitted Materials

- Foreign language paper dictionaries permitted.

DO NOT COMMENCE WRITING UNTIL INSTRUCTED TO DO SO

Question 1


Using only Nand gates, draw the logic circuit and write HDL code for the And gate. Clearly label the internal wires with the names used in your HDL.

HDL

```
Chip And                                     // The available chips:
{                                           // Nand(a=?,b=?,out=?)
    IN a, b ;
    OUT out ;
```

PARTS:

}

Circuit Diagram**Available chips:****[Total for Question 1: 4 marks]**

Question 2

Using only Nand gates, draw the logic circuit and write HDL code for the Or gate. Clearly label the internal wires with the names used in your HDL.

HDL

```
Chip Or                                     // The available chips:
{                                           // Nand(a=?,b=?,out=?)
    IN a, b ;
    OUT out ;
```

PARTS:

```
}
```

Circuit Diagram

Available chips:



[Total for Question 2: 6 marks]

Question 3

Using only And, Or and Not gates, draw the logic circuit and write HDL code for the Xor gate. The Xor gate for two values a and b must be implemented as: $a \cdot \bar{b} + \bar{a} \cdot b$. Clearly label the internal wires with the names used in your HDL.

HDL

```
Chip Xor
```

```
{
```

```
  IN a, b ;
```

```
  OUT out ;
```

```
// The available chips:
```

```
// And(a=?,b=?,out=?)
```


```
// Or(a=?,b=?,out=?)
```

```
// Not(in=?,out=?)
```

PARTS:

Circuit Diagram

Available chips:



[Total for Question 3: 10 marks]

Question 4

Using only And, Or and Not gates, draw the logic circuit and write HDL code for the Xnor gate. The Xnor gate for two values a and b must be implemented as: $\bar{a}.\bar{b} + a.b$. Clearly label the internal wires with the names used in your HDL.

HDL

```
Chip Xnor
```

```
{
```

```
  IN a, b ;
```

```
  OUT out ;
```

```
// The available chips:
```


```
// And(a=?,b=?,out=?)
```

```
// Or(a=?,b=?,out=?)
```

```
// Not(in=?,out=?)
```

```
  PARTS:
```

```
}
```

Circuit Diagram**Available chips:****[Total for Question 4: 10 marks]**

Question 5

Using only And, Or and Not gates, draw the logic circuit and write HDL code for the Mux gate. The Mux gate with two inputs **a**, **b** and a selector **sel** must be implemented as: $sel.b + \overline{sel}.a$. Clearly label the internal wires with the names used in your HDL.

HDL

Chip Mux

{

IN a, b, sel;

OUT out;

// The available chips:


// And(a=?,b=?,out=?)


// Or(a=?,b=?,out=?)

// Not(in=?,out=?)

PARTS:


}

Circuit Diagram**Available chips:****[Total for Question 5: 8 marks]**

Question 6


zx	nx	zy	ny	f	no
if zx then $x=0$	if nx then $x=!x$	if zy then $y=0$	if ny then $y=!y$	if f then $out=x+y$ else $out=x\&y$	if no then $out=!out$

a) Derive the function implemented by this ALU when the six control bits are as shown below:.



[6 marks]

b) Indicate the values of the outputs **zr** and **ng** if the values of **x** and **y** are 1 and 2 respectively.



[2 marks]

[Total for Question 3: 6 marks]

The following table shows the effect of 18 different combinations of control inputs to this ALU:

zx if zx then x=0	nx if nx then x=!x	zy if zy then y=0	ny if ny then y=!y	f if f then out=x+y else out=x&y	no if no then out=!out
0	0	0	0	0	0
x=x	x=x	y=y	y=y	out=x&y	out=x&y
0	0	0	0	1	0
x=x	x=x	y=y	y=y	out=x+y	out=x+y
0	0	0	1	1	1
x=x	x=x	y=y	y=-y-1	out=x-y-1	out=y-x
0	0	1	1	0	0
x=x	x=x	y=0	y=-1	out=x	out=x
0	0	1	1	0	1
x=x	x=x	y=0	y=-1	out=x	out=!x
0	0	1	1	1	0
x=x	x=x	y=0	y=-1	out=x-1	out=x-1
0	0	1	1	1	1
x=x	x=x	y=0	y=-1	out=x-1	out=-x
0	1	0	0	1	1
x=x	x=-x-1	y=y	y=y	out=y-x-1	out=x-y
0	1	0	1	0	1
x=x	x=!x	y=y	y=!y	out=!x&!y	out=x y
0	1	1	1	1	1
x=x	x=-x-1	y=0	y=-1	out=-x-2	out=x+1
1	0	1	0	1	0
x=0	x=0	y=0	y=0	out=0	out=0
1	1	0	0	0	0
x=0	x=-1	y=y	y=y	out=y	out=y
1	1	0	0	0	1
x=0	x=-1	y=y	y=y	out=y	out=!y
1	1	0	0	1	0
x=0	x=-1	y=y	y=y	out=y-1	out=y-1
1	1	0	0	1	1
x=0	x=-1	y=y	y=y	out=y-1	out=-y
1	1	0	1	1	1
x=0	x=-1	y=y	y=-y-1	out=-y-2	out=y+1
1	1	1	0	1	0
x=0	x=-1	y=0	y=0	out=-1	out=-1
1	1	1	1	1	1
x=0	x=-1	y=0	y=-1	out=-2	out=1

Question 7

What is the largest decimal number that can be represented by a two's complement 16-bit binary number?

Answer:

[Total for Question 7: 2 marks]

Question 8

What is the largest decimal number that can be represented by a 16-bit unsigned binary number?

Answer:

[Total for Question 8: 2 marks]

Question 9

What is the most negative decimal number that can be represented by a two's complement 16-bit binary number?

Answer:

[Total for Question 9: 2 marks]

Question 10

What is the smallest decimal number that can be represented by an unsigned 16-bit binary number?

Answer:

[Total for Question 10: 2 marks]

Question 11

What is the decimal value of the 8-bit two's complement number 11101010_2 ?

Answer:

[Total for Question 11: 2 marks]

Question 12

Draw the logic circuit and write the HDL implementation for a 1-bit register using Mux and DFF chips. Clearly label the chips and internal wires with the names used in your HDL.

HDL


```

Chip Bit                                     // The available chips:
{                                           // DFF(in=?,out=?)
    IN in, load ;                          // Mux(a=?,b=?,sel=?,out=?)
    OUT out ;

```

PARTS:

}

Circuit Diagram**Available chips:****[Total for Question 12: 4 marks]**

Question 13

Draw the logic circuit and write the HDL implementation for a HalfAdder using Xor and And chips.
Clearly label the chips and internal wires with the names used in your HDL.

HDL


```

Chip HalfAdder
{
    IN a, b ;
    OUT sum, carry ;

    // The available chips:
    // Xor(a=?,b=?,out=?)
    // And(a=?,b=?,out=?)

```

PARTS:

Circuit Diagram**Available chips:****[Total for Question 13: 4 marks]**

Question 14

Draw the logic circuit and write the HDL implementation for a FullAdder using HalfAdder and Or chips. Clearly label the chips and internal wires with the names used in your HDL.

HDL

```

Chip FullAdder
{
    IN a, b, c ;
    OUT sum, carry ;


```

```

// The available chips:
// HalfAdder(a=?,b=?,sum=?,carry=?)
// Or(a=?,b=?,out=?)

```

PARTS:

Circuit Diagram**Available chips:****[Total for Question 14: 4 marks]**

Question 15

Draw the logic circuit and write HDL code for a RAM with 2 registers using Register, Mux16, and Dmux chips. Clearly label the chips and internal wires with the names used in your HDL.

HDL

```
Chip RAM                                     // The available chips:
{                                             // Dmux (in=?,sel=?,a=?,b=?)
    IN in[16], load, address ;              // Register(in=?,load=?,out=?)
    OUT out[16] ;                          // Mux16(a=?,b=?,sel=?,out=?)
```

PARTS:

}

Circuit Diagram

[Total for Question 15: 12 marks]

Question 16

Draw the logic circuit and write the HDL for the Hack machine's program counter, PC. Clearly label the chips and internal wires with the names used in your HDL.

HDL

```
Chip PC                                // The available chips:
{                                     // Register(in=?,load=?,out=?)
    IN in[16], load, inc, reset;      // Mux16(a=?,b=?,sel=?,out=?)
    OUT out[16] ;                    // Inc16(in=?,out=?)
    PARTS:
```

```
}
```

Circuit Diagram

Function: If $\text{reset}(t-1)$ then $\text{out}(t)=0$
 else if $\text{load}(t-1)$ then $\text{out}(t)=\text{in}(t-1)$
 else if $\text{inc}(t-1)$ then $\text{out}(t)=\text{out}(t-1)+1$
 else $\text{out}(t)=\text{out}(t-1)$

[Total for Question 16: 12 marks]

Question 17

What three kinds of symbols can appear in a Hack Assembly Language program?

1.

2.

3.

[Total for Question 17: 6 marks]

Question 18

When are the values determined for the three kinds of symbols that can appear in Hack Assembly?

1.

2.

3.

[Total for Question 7: 18 marks]

Question 19

Excluding predefined symbols, show the symbol table for the following Hack Assembly at the end of the first pass:

```
@R0
D=M
@END
D;JLE
@counter
M=D
@x
M=D
(LLOOP)
D=D+A
@LOOP
D;JGT
(END)
@END
0;JMP
```

Symbol	Value

[Total for Question 19: 4 marks]

Question 20

Show the final symbol table entries for the variables in the following Hack Assembly program:

```
@R0
D=M
@END
D;JLE
@counter
M=D
@x
M=D
(LLOOP)
D=D+A
@LOOP
D;JGT
(END)
@END
0;JMP
```

Symbol	Value

[Total for Question 20: 4 marks]

Question 21

Implement the following code fragments in Hack Virtual Machine code, the variables **a**, **b** and **c** are in the local segment at offsets 4, 5 and 6 respectively.

Jack Code**Virtual Machine Code****a) $\sim (a \mid b)$** **[4 marks]****b) $(a + (b + c))$** **[5 marks]****c) $((a + b) + c)$** **[5 marks]****d) Recursive.factorial(6)****[2 marks]****e) $a = c * b$** **[4 marks]****[Total for Question 21: 20 marks]**

Question 22

Implement the following code fragments in Hack Virtual Machine code, the variables **a**, **b** and **c** are in the local segment at offsets 4, 5 and 6 respectively.

Jack Code**Virtual Machine Code**

a) **a = 93**

[2 marks]

b) **Math.multiply(b,c)**

[3 marks]

c) **return 17**

[2 marks]

[Total for Question 22: 7 marks]

Question 23

Complete the Hack Virtual Machine code that implements the body of the following Jack function:

Jack Code

```
function add(int x,int y)
```

```
{
```

```
    int sum ;
```

```
    let sum = x + y ;
```

```
    return sum ;
```

```
}
```

Virtual Machine Code

```
function Useful.add 1
```

```
return
```

[Total for Question 23: 5 marks]

Question 24

Complete the Hack Virtual Machine code that implements the body of the following Jack function:

Jack Code

```
function nfib(int n)
```

```
{
```

```
    if ( n < 2 )
```

```
    {
```

```
        return 1 ;
```

```
    }
```

```
    return ( 1 + nfib(n-1)) + nfib(n-2) ;
```

```
}
```

Virtual Machine Code

```
function Useful.nfib 0
```

```
not
```

```
if-goto if_false
```

```
return
```

```
label if_false
```

```
return
```

[Total for Question 24: 15 marks]

Question 25

Complete the Hack Virtual Machine code that implements the body of the following Jack function:

Jack Code

```
function triangle(int n)
```

```
{
```

```
    if ( n < 2 )
```

```
    {
```

```
        return 1 ;
```

```
    }
```

```
    return n + Useful.triangle(n - 1) ;
```

```
}
```

Virtual Machine Code

```
function Useful.triangle 1
```

```
    not  
    if-goto if_false
```

```
    return
```

```
    label if_false
```

```
    return
```

[Total for Question 25: 10 marks]

Question 26

Write Hack Assembly Language that will implement the following Hack Virtual Machine commands:

Virtual Machine Code**Assembly Language Code****a) push constant 0****[5 marks]****b) pop local 1****[6 marks]****c) push argument 56****[10 marks]****[Total for Question 26: 21 marks]**

Question 27

Write Hack Assembly Language that will implement the following Hack Virtual Machine commands:

Virtual Machine Code**Assembly Language Code****d) add****[5 marks]****d) sub****[5 marks]****[Total for Question 27: 10 marks]**

Question 28

Draw the stack frame of the currently executing function in the Hack Virtual machine. It was passed n arguments and has k local variables, n and k are both greater than 3. Your answer must show where the ARG, LCL and SP virtual registers are pointing.

Diagram

[Total for Question 28: 12 marks]

End of Examination