

# Yung-Chin (Jim) Chen

✉ [yc9182@princeton.edu](mailto:yc9182@princeton.edu) | [in](#) [LinkedIn](#) | [home](#) [Homepage](#) | [books](#) [Google Scholar](#)

## EDUCATION

<b>Princeton University</b> <i>Incoming Ph.D. student in Electrical and Computer Engineering</i>	Princeton, NJ, USA Sep 2024 (Expected)
<b>National Taiwan University</b> <i>Bachelor of Science in Electrical Engineering</i> <ul style="list-style-type: none"><li>Phi Tau Phi Honorary Member (for top 1% of college graduates), Major GPA: 4.28 / 4.30</li></ul>	Taipei, Taiwan Sep 2019 – Jan 2024
<b>Keio University</b> <i>Exchange Student with Full JASSO Scholarship</i>	Tokyo, Japan Oct 2022 – Jul 2023

## RESEARCH EXPERIENCE

<b>Research Assistant at Computing and Sensing Group</b> <i>Keio University (Advisor: Prof. Kentaro Yoshioka)</i> <ul style="list-style-type: none"><li>Researched on saliency-aware Computing-In-Memory (CIM) macro for Neural Network (NN). [1]-[3]</li><li>Researched on memory-centric algorithm-architecture codesign for novel NN framework. [<a href="#">arXiv</a>]</li></ul>	Sep 2022 – Feb 2024 Kanagawa, Japan
<b>Research Assistant at Energy-Efficient Circuits and Systems Lab</b> <i>National Taiwan University (Advisor: Prof. Tsung-Te Liu)</i> <ul style="list-style-type: none"><li>Taped out a 28nm SRAM CIM-based accelerator for end-to-end NN inference.</li></ul>	Sep 2021 – Feb 2024 Taipei, Taiwan

## PUBLICATIONS

- [1] **Yung-Chin Chen**, S. Ando, D. Fujiki, S. Takamaeda-Yamazaki, K. Yoshioka, "OSA-HCIM: On-The-Fly Saliency-Aware Hybrid SRAM CIM with Dynamic Precision Configuration", *ASP-DAC 2024*
- [2] W. Zhang, S. Ando, **Yung-Chin Chen**, S. Miyagi, S. Takamaeda-Yamazaki, K. Yoshioka, "PaCiM: A Sparsity-Centric Hybrid Compute-in-Memory Architecture via Probabilistic Approximation", *ICCAD 2024 (to appear)*
- [3] S. Ando, **Yung-Chin Chen**, S. Miyagi, W. Zhang, K. Yoshioka, "A Saliency-Aware Analog Computing-In-Memory Macro with SAR-Embedded Saliency Detection Technique", *SSDM 2024 (to appear)*

## PROJECTS

- 180nm ASIC chip for American Option Pricing Using Monte-Carlo Method** | [Verilog](#), [Innovus](#)
  - Taped out a chip for American option pricing, attaining a 500x speedup compared to CPU benchmark
- Fully Motion-Controlled Doodle Jump Game on FPGA** | [Verilog](#), [System Verilog](#), [FPGA](#)
  - Designed a fully motion-controlled interactive game with player's hands and voice using FPGA

## HONORS AND AWARDS

<b>Irving T. Ho Memorial Scholarship</b> - EE dept. at NTU	Dec 2022
<b>The Memorial Scholarship Foundation to Lin Hsiung Chen</b> (acc. rate: 2%)	Nov 2022
<b>Research Grant</b> , - National Science and Technology Council (NSTC), Taiwan	Jul 2022 – Jan 2023
<b>Research Grant</b> , - Taiwan Semiconductor Manufacturing Co., Ltd (TSMC)	Feb 2022 – Jun 2022

## TEACHING EXPERIENCE

<b>TA in Computer Architectures</b> , lectured by Prof. Tsung-Te Liu	Sep 2023 – Jan 2024
<b>TA in EECS Lab Undergraduate Research</b> , supervised by Prof. Tsung-Te Liu	Sep 2023 – Jan 2024
<b>TA in Signal and Systems</b> , lectured by Prof. Lin-Shan Lee	Feb 2022 – Jun 2022

## TECHNICAL SKILLS

**Programming:** Verilog, System Verilog, Python, C++, MATLAB  
**IC Design Tools:** NC-Verilog, Design Compiler, Innovus, Virtuoso, HSPICE, FPGA  
**Toolbox:** PyTorch, NumPy,  $\LaTeX$   
**Languages:** Chinese (Native), English (TOEFL: 110, GRE: 333), Japanese (JLPT N1)