# ECE 385 Lab 8 Report

Chengting Yu, 3170111707 Yangkai Du, 3170112258

#### □ Introduction

☐ Briefly summarize the operation of the USB/VGA interface

USB stands for the universal serial bus. Which is used for connecting external devices like keyboard. If the appropriate key is pressed, USB will put the keycode to the EZ-OTG chip, and EZ-OTG chip will store the keycode in it's memory and wait to be fetched by processor.

VGA stands for video graphic array. It is a connect port which can display the graphics on the monitor through VGA cable. VGA use electric beam scan the entire screen line by line. We can access the current pixel location of the electric beam and assign the color for specific pixel locations with color mapper.

### ☐ Written Description of Lab 8 System


☐ Written Description of the entire Lab 8 system

The objective of Lab 8 system is to enable interaction between NIOS II CPU and VGA, USB port. The system support keyboard input through USB port and user can use keyboard "w", "s", "a", "d" to control the moving direction of the ball displayed by VGA. The ball will bounce back when it touch the edge of the screen.

☐ Describe in words how the NIOS interacts with both the CY7C67200 USB chip and the VGA components

### CY7C67200 USB chip:


CY7C67200 USB chip is just ET-OZP chip, which serve as the internal chip between CPU and external device. It will keep poling data from the external devices like keyboard, and put the data on the chip RAM. On the CPU side, NIOS II can fetch the data from the chip RAM through USB Read/Write function, which serve as the protocol driver to interact with EZ-OTG chip.



## VGA:

The NIOS II systems has a 8-bit keycode PIO, after CPU fetched the keycode which specify the key pressed by user from ET-OZP chip, the NIOS II system will then output the

fetched keycode of the key through 8-bit keycode PIO module to VGA side. Different key represents different moving direction of the Ball, the Ball routine of the VGA component will keep record position of the ball and its moving direction. Then, at each frame, the color mapper will assign each pixel with different color depends on the position of the ball.



Ball routine: partially given Color mapper: given VGA controller: given

Written description of the USB protocol


☐ Describe the purpose of the USBRead, USBWrite, IO\_read and IO\_write functions in the C code

**USBRead:** Allow external processor to directly acess the entire on-chip memory of EZ-OTG by first loading the hpi\_address\_register(0b10) with read address pointer through IO\_write function, and then read the data in the memory pointed by the address register to data register(0b00), finally call the IO\_read function to get the data from hpi\_data\_register.

**USBWrite:** Allow external processor to directly access the entire on-chip memory of EZ-OTG by first loading the hpi\_address\_register with write address pointer through IO\_write function, and then load the data register(0b00) with data needs to be written through IO\_write function, then it will be written to the address pointed by address register.


**IO\_read:** Read the hpi registers specified by the 2-bit address. Serve as the routine to read the content from hpi register.

**IO\_write:** Write the hpi registers specified by the 2-bit address. Serve as the routine to write the hpi register.



# ☐ Block diagram

☐ This diagram should represent the placement of all your modules in the top level. *Please* only include the top level diagram and not the RTL view of every module. The Qsys view of the NIOS processor is not necessary for this portion.



## ☐ Module descriptions

Module: lab8.sv

Inputs: CLOCK\_50, OTG\_INT,[3:0] KEY

outputs: [6:0] HEX0, HEX1, [7:0] VGA\_R, VGA\_G, VGA\_B logic

VGA\_CLK, VGA\_SYNC\_N, VGA\_BLANK\_N, VGA\_VS, VGA\_HS, [1:0] OTG\_ADDR,

logic OTG\_CS\_N, OTG\_RD\_N, OTG\_WR\_N, OTG\_RST\_N, [12:0] DRAM\_ADDR,

[1:0] DRAM\_BA,[3:0] DRAM\_DQM, DRAM\_RAS\_N, DRAM\_CAS\_N, DRAM\_CKE,

DRAM\_WE\_N, DRAM\_CS\_N, DRAM\_CLK

Inouts: [15:0] OTG\_DATA, [31:0] DRAM\_DQ

**Description:** This is top level of the project, which connect all the modules together. **Purpose:** Bridge between all the modules, make all the module work as a system.

Module: hpi\_io\_intf.sv

Inputs: Clk, Reset, [1:0] from\_sw\_address, [15:0] from\_sw\_data\_out, from\_sw\_r,

from\_sw\_w, from\_sw\_cs, from\_sw\_reset

Outputs: [15:0] from\_sw\_data\_in, [1:0] OTG\_ADDR, OTG\_RD\_N, OTG\_WR\_N,

OTG CS N, OTG RST N // Active low

**Inout:** [15:0] OTG\_DATA

**Description:** Read Write Interface between the NIOS II system and hpi registors.

**Purpose:** This module is need for read/write data from EZ-OTG chip and provide tri-state

buffer to synchronous design,

Module: VGA\_controller

Inputs: Clk, Reset, VGA\_CLK,

**Outputs:** VGA\_HS, VGA\_VS, VGA\_BLANK\_N, VGA\_SYNC\_N, [9:0] DrawX,DrawY **Description:** Control the electron beam scan from the top left corner to the bottom right corner. A counter is used to keep track of the beam location

**Purpose:** It outputs the location of current pixel where the electron beam is located and the Color Mapper can assign color to that location.

Module: color\_mapper.sv

Inputs: is\_ball, [9:0]DrawX, DrawY
Outputs: [7:0] VGA R, VGA G, VGA B

**Description:** If the given position descrebed DrawX and DrawY is within the ball, assign the

color for ball, else assign the color for background.

Purpose: Assign color for each pixel to actually draw out the ball.

Module: ball.sv

**Inputs:** Clk, Rese, frame clk, [9:0]DrawX,DrawY,[7:0]keycode

Outputs: is\_ball

**Description:** Keep track of the ball position and updates ball position according to the

keycode.

**Purpose:** Serve as the state machine for ball and implement the bouncing ball.

Module: HexDriver.sv Inputs: [3:0] In0 Outputs: [6:0]Out0

**Description**: Convert the 4-bit value to 6-bit code for corresponding hex representation in

LED

**Purpose:** Display the key pressed by user

## PIO blocks:

Module: keycode

outputs: keycode\_export[8:0]

**Description**: Output the keycode of the pressed key

Purpose: Interface to output the keycode out of NIOS II system

**Module:** otg\_hpi\_cs

Outputs: otg\_hpi\_cs\_export

**Description:** Chip select signal for EZ-OTG chip **Purpose:** it is needed for hpi io intf module

Module: otg\_hpi\_r

Outputs: otg\_hpi\_r\_export

**Description:** This signal is high when read data from hpi registers

Purpose: Needed to enable IO\_Read

Module: otg\_hpi\_w

Outputs: otg\_hpi\_w\_export

**Description:** This signal is low when write data to hpi registers is enabled

Purpose: Needed to enable IO\_Write

Module: otg\_hpi\_data

**Inputs:** [15:0] otg\_hpi\_data\_in\_port **outputs:** [15:0] otg\_hpi\_data\_out\_port

**Description:** 16 bits data inout wire to read/write hpi data register

**Purpose:** Data Bridge between NIOS II system and otg chip

Module: otg\_hpi\_address

**Input:** [1:0] otg\_hpi\_address\_export

**Description:** 2 bits address to specify wich hpi address to r/w **Purpose:** Address wire between NIOS II system and otg chip

# ☐ Answers to both hidden questions

☐ These can be found in the provided SystemVerilog files.

#### **Hidden Question #1/2:**

What are the advantages and/or disadvantages of using a USB interface over PS/2 interface to connect to the keyboard? List any two. Give an answer in your Post-Lab.

#### Advantage:

The USB interface supports various types of devices besides keyboard and mouse, which shows much more general and common nowadays. Besides, the transfer rate of USB interface is quite higher than PS/2, which helps to reduce the connectors in real design.

## Disadvantage:

Compared with PS/2, USB interface suffers higher latency (while USB uses polling to support keyboard and mouse, PS/2 directly send an interrupt to CPU, accelerating the execution of devices), which may cause problems in some cases. Besides, unlike PS/2 supports all keys conflict-free, the USB interface has the limitation of keys occurring at the same time.

### **Hidden Question #2/2:**

Notice that Ball\_Y\_Pos is updated using Ball\_Y\_Motion.

- a) Will the new value of Ball\_Y\_Motion be used when Ball\_Y\_Pos is updated, or the old?
  - b) What is the difference between writing

```
"Ball_Y_Pos_in = Ball_Y_Pos + Ball_Y_Motion;" and 
"Ball_Y_Pos_in = Ball_Y_Pos + Ball_Y_Motion_in;"?
```

- c) How will this impact behavior of the ball during a bounce, and how might that interact with a response to a keypress? Give an answer in your Post-Lab.
- a) The old value, stored in registers (in always\_ff block), will be used in the updates of position.
- b) The difference of two assignment is based on the operand, "Ball\_Y\_Motion" vs "Ball\_Y\_Motion\_in". By using "Ball\_Y\_Motion", we use old value to update postions, while new value by using "Ball\_Y\_Motion\_in". That is, when using "Ball\_Y\_Motion\_in", we actually obtain the motion of next state and use it to update the current position, which is not expected in our design. Thus, here we use simply "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion;" in our code.
- c) Using "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion;" is equivalent to wrap up the computation as well as assignment (selecting from MUXex) with the temporary register (Ball\_Y\_Motion here in always\_ff). Replacing it by "Ball\_Y\_Motion\_in", we actually abandon the register, and in this case, several problems occurs. On one hand, the computation of Ball\_Y\_Motion\_in takes time (changing motion at boundary), and needs to be determined with enough time, so fails in this case (may cause some unexpected behaviors during a bounce). On the other hand, it fails to deal with the synchronization between the keypress and our system, which could cause problems in the interact, for example, crash out when typing crazily.

### ☐ Answer to Post Lab Questions

☐ What is the difference between VGA\_clk and Clk?

In our design, the VGA\_clk represents to 25 MHz VGA clock input using in VGA controller, while Clk is the 50 MHz clock for the other hardwares (flip-flops) of our systems.

| $oldsymbol{\square}$ In the file io_handler.h, why is it that the otg_hpi_data is defined as an integer |
|---|
| pointer while the otg_hpi_r is defined as a char pointer?   |

Since the width band of port of otg\_hpi\_data is 16-bit, we need define it as integer pointer, which points to alt\_u16 (the unsigned 16-bit integer), in this case, we could assign (or obtain) a 16-bit value from address pointed by otg\_hpi\_data.

Since the value pointed by otg\_hpi\_r is either 0 or 1, it saves memory space that define it as a char pointer, which points to alt\_u8, taking 8-bit instead of 16-bit.

☐ Document the Design Resources and Statistics in following table.

| LUT           | 2692      |  |  |  |  |  |
|---------------|-----------|--|--|--|--|--|
| DSP           | 10        |  |  |  |  |  |
| Memory (BRAM) | 55296bits |  |  |  |  |  |
| Flip-Flop     | 2235      |  |  |  |  |  |
| Frequency     | 88.86MHZ  |  |  |  |  |  |
| Static Power  | 105.29mW  |  |  |  |  |  |
| Dynamic Power | 28.98mW   |  |  |  |  |  |
| Total Power   | 208.06mW  |  |  |  |  |  |

## **□** Conclusion

| ☐ Discuss  | functiona | ılity of you | r design. | If parts | of your | design | didn't | work, | discuss |
|------------|-----------|--------------|-----------|----------|---------|--------|--------|-------|---------|
| what could | l be done | to fix it    |           |          |         |        |        |       |         |

The design seems work well, though we cannot actually perform it.

☐ Was there anything ambiguous, incorrect, or unnecessarily difficult in the lab manual or given materials which can be improved for next semester? You can also specify what we did right so it doesn't get changed.

More references should have been given.