ECE385

Experiment #5

An 8-Bit Multiplier in System Verilog

Chengting Yu, 3170111707 Yangkai Du, 3170112258

1. Introduction

In this experiment, we build an 2's Complement 8-bit Multiplier unit, which can support two 8-bit 2's compliment numbers multiplication.

2. Pre-lab question


Function	X	A	В	M	Comments for the next step
Clear A,	0	0000 0000	0000 0111	1	Since M = 1, multiplicand (available
LoadB					from
					switches S) will be added to A.
ADD	1	1100 0101	0000 0111	1	Shift XAB by one bit after ADD
					complete
SHIFT	1	1110 0010	1000 0011	1	Add S to A since $M = 1$.
ADD	1	1010 0111	1000 0011	1	Shift XAB by one bit after ADD
					complete
SHIFT	1	1101 0011	1100 0001	1	Add S to A since $M = 1$.
ADD	1	1001 1000	1100 0001	1	Shift XAB by one bit after ADD
					complete
SHIFT	1	1100 1100	0110 0000	0	Do not add S to A since $M = 0$. Shift
					XAB.
SHIFT	1	1110 0110	0011 0000	0	Do not add S to A since $M = 0$. Shift
					XAB.
SHIFT	1	1111 0011	0001 1000	0	Do not add S to A since $M = 0$. Shift
					XAB.
SHIFT	1	1111 1001	1000 1100	0	Do not add S to A since $M = 0$. Shift
					XAB.
SHIFT	1	1111 1100	1100 0110	0	Do not SUB S to A since M = 0. Shift
					XAB.
SHIFT	1	1111 1110	0110 0011	0	8th shift done. Stop. 16-bit Product in
					AB.

- 3. Written description and diagrams of multiplier circuit
- a. Summary of operation


Operands Loading: First store the Multiplier in S and press ClearA_LoadB, the Multiplier in S would be loaded to Register B and Register A and DFF X would be clear to 0; then store the Multiplicand in S.

Computing: User need to press "Run" after "ClearA_LoadB" is excuted, then the "add-shift" algorithm will be executed to compute the results. There are two states, add states and shift states. In add states, if M = B[0] is 0, then we do not need to accumulate the Multiplicand, just transfer to shift states. If M = B[0] is 1, then we need to accumulate the Multiplicand, A <- S+A, the sign extention bit is stored in X, then we would transfer to shift state. In shift state, A[0]->B[7], X->A[7], every bit is shited right in Reg A and B. There would be 8 shift and 8 add/sub operation for 8 bit multiplier.

Results Store: The final results R is 16-bit, R[15:8] is stored in Reg A, and R[7:0] is stored in Reg B.



b. Top Level Block Diagram



c. Written Description of .sv Modules

```
//We can use the "assign" statement to do simple combinational logic
assign LoadXA = SUB ^ ADD;
assign ResetXA = NotReset | CLR_XA_LD_B | CLR_XA;
assign fn = SUB;
assign NI = ADDER_OUT[8];
assign NotReset = -Reset;
assign NotReset = -Reset;
assign NotClearA_LoadB = ~ClearA_LoadB;

//output
assign X = XO;
assign Aval = A;
assign Bval = B;
input Clk, Load, Reset, D,
output logic Q
Dreg DregX (.Clk(Clk), .Load(LoadXA), .Reset(ResetXA), .D(XI), .Q(XO));
input logic Clk, Reset, Shift_In, Load, Shift_En,
input logic Clk, Reset, Shift_In, Load, Shift_En,
output logic Shift_Out,
output logic Fired Data_Out);
reg_8 RegA(.Clk(Clk), .Reset(ResetXA), .Shift_In(XO), .Load(LoadXA), .Shift_En(shift), .D(ADDER_OUT[7:0]), .Shift_Out(AO),
reg_8 RegB(.Clk(Clk), .Reset(NotReset), .Shift_In(AO), .Load(CLR_XA_LD_B), .Shift_En(shift), .D(S), .Shift_Out(), .Data_Ou
input logic fin,
output logic fin,
outpu
```

Module: lab5_toplevel.sv

Inputs: [7:0] S, Clk, Reset, Run, ClearA_LoadB

Outputs: logic[6:0] AhexU, AhexL, BhexU, BhexL,

logic[7:0] Aval, Bval,

logic X

Description: This module build a 8-bit Multiplier, with the modules shown below Purpose: Top lever Module which aggregates all the design modules.

Module: reg_8

Inputs: [7:0] D, Clk, Reset, Shift_In, Load, Shift_En

Outputs: [7:0] Data_out, Shift_Out

Description: This is a positive-edge triggered 8-bit register with asynchronous reset and synchronous load. When Load is high, data is loaded from Din into the register on the positive edge of Clk.

Purpose: This module is used to create the registers that store operands A and B in the adder circuit.

```
// The 8-bit (or 9-bit) ripple adder with sign extension

module ADD_SUB9

(input logic[7:0] A, B, input logic[8:0] S

(input logic[8:0] S

(input logic[8:0] S

(input logic[7:0] BB; //internal carries in the 8-bit adder logic [7:0] BB; //internal B or NOT(B)

logic AB, BBB; //internal sign extension bits

assign BB = (B A {8{fn}}); // when fn=1, complement B assign AB = A[7]; assign BBB = BB[7]; // Sign extension bits

full_adder FA0(.x(A[0]), .y(BB[0]), .z(fn), .s(S[0]), .c(c0)); full_adder FA1(.x(A[1]), .y(BB[1]), .z(c1), .s(S[1]), .c(c1)); full_adder FA2(.x(A[2]), .y(BB[1]), .z(c1), .s(S[2]), .c(c2)); full_adder FA3(.x(A[3]), .y(BB[3]), .z(c1), .s(S[3]), .c(c2)); full_adder FA3(.x(A[4]), .y(BB[3]), .z(c2), .s(S[3]), .c(c3)); full_adder FA3(.x(A[4]), .y(BB[3]), .z(c3), .s(S[4]), .c(c4)); full_adder FA3(.x(A[5]), .y(BB[5]), .z(c4), .s(S[5]), .c(c5); full_adder FA3(.x(A[5]), .y(BB[5]), .z(c3), .s(S[6]), .c(c5); full_adder FA3(.x(A[5]), .y(BB[5]), .z(c5), .s(S[5]), .c(c5); full
```

Module: ADD_SUB9.sv

Inputs: [7:0] A, B; fn

Outputs: [8:0] S

Description: This is a 9-bit sign extention ripple Adder build by one-bit full adder. When fn is 1, the adder will perform A-B -> S, when fn is 0, the adder will perform A+B->S.

Purpose: This module is used to compute the resulsts of A+S or A-S, S[7:0] will be loaded to A and S[8] will be loaded to X.

Module: full_adder

Inputs: x,y,z

Outputs: s,c

Description: one-bit full_adder, compute x+y with carry in z.

Purpose: Basic build element for ADD_SUB9

Module: Dreg

Inputs: Clk, Load, Reset, D

Outputs: Q

Description: This is a positive-edge triggered 1-bit D-Flip-Flog with asynchronous reset and synchronous load. When Load is high, data is loaded from D into the register on the positive edge of Clk.

Purpose: Store the sign extension bit X.

```
module control

| Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control | Control
```

```
always_comb

Bbegin

next_state = curr_state; //not all combinations accounted for below
unique case (curr_state)

// XA <- A + M * S
So: begin

CLR_XA = 0;
if (Run == 1)
begin
 (Run == 1)
begin
Shift_XAB = 0;
SUB = 0;
if (M == 1)
ADD = 1;
else
ADD = 0;
next_state = S1;
end
                                       begin
    Shift_XAB = 0;
    SUB = 0;
    ADD = 0;
    next_state = 50;
end
                           end

// SHIFT XAB

S1: begin

CLR_XA = 0;

Shift_XAB = 1;

SUB = 0;

ADD = 0;

next_state = S2;
                  // SHIFT XAB
S15: begin
                          begin
CLR_XA = 0;
Shift_XAB = 1;
SUB = 0;
ADD = 0:
                          next_state = S16;
                         Wait until Run switch returns O
                  // Waic ...
S16: begin
Shift_XAB = 0;
                          SUB = 0;
ADD = 0;
                         if (Run==1)
begin
  next_state = S16;
  CLR_XA = 0;
                         end
else
begin
                          next_state = S0;
CLR_XA = 1;
end
  endcase
end
   endmodule
```

(Here I only show part of the states to reduce reduntancy, there are 17 states in total, you can check the entire code in project file)

Module: control.sv

Inputs: CLR_LDB, Run, Reset, M, Clk

Outputs: CLR_XA_LD_B, Shift_XAB, ADD, SUB, CLR_XA

Description: The control module implement a state machine for the circuit control, there are 17 states in total, the state machine implement the "add-shift" algorithm and ensure

Multiplication is only executed once.

Purpose: Provide control for the entire circuit.

```
⊟module HexDriver
                                         input logic
output logic
                                                                            InO,
OutO);
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
20
21
22
23
24
25
27
                                       (input
              always_comb
              begin
unique case
4'b0000
      (In0)
                                                             'b1000000;
'b1111001;
                                              Out0 =
                         4'b0001
                                              Out0 =
                                                              b0100100;
                            'b0010
                                              Out0
                                              Out0
                            b0100
                                              Out0
                                                              b0011001
                                                              b0010010;
                           'b0101
                                              Out0
                             b0110
                                              Out0
                                                              b0000010
                             b0111
                                              Out0
                                                              b1111000
                            b1000
b1001
                                                              b0000000
b0010000
                                              Out0
                                              Out0
                                              Out0
Out0
                                                              b0001000
b0000011
                             b1010
                             b1011
                                             Out0 = 7 b0000011;

Out0 = 7'b1000110;

Out0 = 7'b0100001;

Out0 = 7'b0000110;

Out0 = 7'b0001110;

Out0 = 7'bX;
                             b1100
                            b1101
                            b1110
                            b1111
                         default
                      endcase
         endmodule
```

Module: HexDriver


Inputs: [3:0] In0


Outputs: [6:0] Out0


Description: Input a value and Output a code for displaying corresponding Hex representation.


Purpose: To make the screen show the result of Multiplication in Hex Format.


Block Diagram for each module:






















d. State Diagram for Control Unit




4. Annotated simulation waveforms using standard testbench




ClearA_LoadB



Single_Run Execution(Test1: 59*7 = 413)




Single_Run Execution(Test2: -59*7 = 413)



Single_Run Execution(Test3: 59*-7 = -413)



Single_Run Execution(Test4: -59*-7 = 413)



Consecutive Multiplication(Test5: -2*-2*-2*-2*-2=-32)

5. Answers to post-lab questions

1.) Refer to the Design Resources and Statistics in IQT.30-32 and complete the following design statistics table.

LUT	89
DSP	0
Memory (BRAM)	0
Flip-Flop	51
Frequency	67.98Mhz
Static Power	98.51mW
Dynamic Power	3.97mW
Total Power	146.50mW

2)

What is the purpose of the X register. When does the X register get set/cleared?

The X register is used to store the sign bit of value in the register A, which will produce the extended bit to register A during the shift operations. X will get cleared when Reset button or ClearA_LoadB botton is pressed, or when FSM translate from terminated state (S16) to start

state (S0) once Run=0 (button Run released) detected in terminated state (Note: the setting allows to perform Consecutive Multiplication as requested).

What are the limitations of continuous multiplications? Under what circumstances will the implemented algorithm fail?

The valid range of multiplications is limited, since the register X and A will be cleared after each multiplication and the result should be contained into the register B. The continuous multiplications will cause overflow when the expected result (during the multiplications) runs out of range -- (-128, 127) for 8-bit 2's complement, that is, at the beginning of next multiplication, the bits over [15:8] will be lost in this case.

What are the advantages (and disadvantages?) of the implemented multiplication algorithm over the pencil-and-paper method discussed in the introduction?

Compared with pencil-and-paper method, the implemented multiplication algorithm helps save the memory space, that is, using only three 8-bit registers and one DFF in the implementation instead of memorizing all values of each step. However, the valid range of consecutive multiplication of this algorithm is quite limited, since the output of each multiplication (except the final result) is limited in 8-bit 2's Complement within (-128,127), which could simply cause overflow by the multiplications of two 8-bit inputs.

6. Conclusion

<u>Discuss functionality of your design. If parts of your design didn't work, discuss what</u> could be done to fix it

We passed all the five given tests, I think our circuits can perform all the basic 8-bit multiplication functionality as required. However, our design can be futher improved to decrease the latency, that is we can skip the add state if M=0.

Was there anything ambiguous, incorrect, or unnecessarily difficult in the lab manual or given materials which can be improved for next semester? You can also specify what we did right so it doesn't get changed.

Run, Reset and ClearA_LoadB are inverted on the given testbench, however we didn't find any declaration on the lab manual, which is quite confusing and takes us some time to figure it out.