
ECE243


CPU: Pipelining

A Fast-Food Sandwich Shop




With One Cook





bun

order









cash and change













one customer is serviced at a time

Like the single-cycle CPU




one instruction flows through at a time

With Two Cooks?




- Like an assembly line
- Doesn't change the interface or result
 - improves performance

Pipelining a CPU (rough idea)




stage 2: 15 ns (Instruses either data mem or ALU) 2 Instrs at once

Pipelining Details:



Insert pipe stage registers to store intermediate values modify control logic to support pipe stages

With Three Cooks?




Cook 1: 255

cook 2: 305


Cook 3: 255

can service new customer every 30s

Pipelining a CPU (rough idea)




Visualizing Pipelining




Cycle	Fetch	Decode	Execute
1	Inst 1		
2	Instr2	Instr 1	
3	Inst 3	Instr 2	Instr 1
4	Instr 4	Inst 3	Instr 2

Visualizing Pipelining (again)




Cycle	1	2	3	4	5
inst1	-	\Box	9		
inst2		F	D	<	
inst3			F		
inst4)	

Fast Food Hazards




What if: c1 and c2 are friends, c2 has no money, and c2 needs to know how much change c1 will get before ordering (to ensure c2 can afford his order)?

Fast Food Hazards




C2 will have to wait lake stall in 1st stage until of can tell him how much change he got

CPU Hazards



- called a data hazard
- must be observed to ensure correct execution
- there are two solutions to data hazards

Solution1: Stalling




Cycle	1	2	3	4	5
add k1,k2	F	Ü	3		
add k3 k1		F	F (Stau)		2
sub k0,k2				F	D
add k2,k2					F

observe hazard by stalling insert bubble into pipeline

How to insert bubbles

- option1: hardware stalls the pipeline
 - need extra logic to do so
 - happens 'automatically' for any code
- option2: compiler inserts "no-ops"
 - a no-op is an instruction that does nothing
 - ex: add r0,r0,r0 (NIOS)
 - compiler must do it right or wrong results!
- example: inserting a bubble with a no-op: add k1, k2 nop add k3, k1

Solution2: Forwarding Lines



- add "forwarding" logic
 - to pass values directly between stages

Cycle	1	2	3	4	5
add k1,k2	F	1	٤ 6		
add k3,k1		F		3	
sub k0,k2				0	4
add k2,k2				F	<u>\$</u>

Control Hazards


Cycle	1	2	3	4	5	9	7
add k1,k2	F		ک		7		4
bnz -2		+	\bigcirc	8		+	D
add k3,k1			T	DX			F
add k2,k2				FX			

- cpu predicts each branch is not taken
- Better: predict taken
 - why?---loops are common, usually taken
- More advanced: remember what each branch did last time

- "branch predictor":
 - a table that remembers what each branch did the last time
 - uses this to make a prediction next time

Some Real CPU Pipelines

21264 Pipeline (Alpha)



Microprocessor Report 10/28/96

Pentium IV's Pipeline:

