```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.71 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.74 secs
--> Reading design: traffic light.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
    5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
    6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
       9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name
                                : "traffic light.prj"
                                : mixed
Input Format
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                               : "traffic light"
Output Format
                                : NGC
                                : xc3s400-5-pq208
Target Device
---- Source Options
Top Module Name
                                : traffic light
Top Module Name : traf:
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style
                                : LUT
RAM Extraction

RAM Style : Auto

ROM Extraction : Yes

Mux Style : Auto

Decoder Extraction : YES

Priority Encoder Extraction : Yes
RAM Extraction
                                 : Yes
                                : Auto
                                : Auto
```

: YES : YES

Shift Register Extraction Logical Shifter Extraction

XOR Collapsing

```
ROM Style
                           : Auto
Mux Extraction
                           : Yes
Resource Sharing
                          : YES
Asynchronous To Synchronous
                          : NO
Multiplier Style
                          : Auto
Automatic Register Balancing : No
---- Target Options
                          : YES
Add IO Buffers
Global Maximum Fanout
                          : 100000
Add Generic Clock Buffer (BUFG) : 8
Register Duplication
Slice Packing
                          : YES
Slice Packing
Optimize Instantiated Primitives : NO
Use Clock Enable : Yes
Use Synchronous Set : Yes
Use Synchronous Reset : Yes
Pack IO Registers into IOBs : Auto
Equivalent register Removal
                          : YES
---- General Options
                         : Speed
Optimization Goal
Optimization Effort
                          : 1
                          : No
Keep Hierarchy
Netlist Hierarchy
                          : As Optimized
RTL Output
                          : Yes
Global Optimization
                          : AllClockNets
                          : YES
Read Cores
Write Timing Constraints
Cross Clock Analysis
                       : NO
                          : NO
Hierarchy Separator
                          : <>
Bus Delimiter
Case Specifier
Slice Utilization Ratio
BRAM Utilization Ratio
Verilog 2001
                          : Maintain
                          : 100
Verilog 2001
                          : YES
Auto BRAM Packing
                          : NO
Slice Utilization Ratio Delta : 5
______
______
          HDL Compilation
______
Compiling verilog file "traffic.v" in library work
Module <traffic light> compiled
No errors in compilation
Analysis of file <"traffic_light.prj"> succeeded.
______
     Design Hierarchy Analysis
______
Analyzing hierarchy for module <traffic light> in library <work> with parameters.
      HGRE FRED = "00"
      HRED FGRE = "10"
      HRED FYEL = "11"
```

HYEL FRED = "01"

```
______
                     HDL Analysis
______
Analyzing top module <traffic light>.
     HGRE FRED = 2'b00
      HRED FGRE = 2'b10
     HRED FYEL = 2'b11
      HYEL FRED = 2'b01
Module <traffic light> is correct for synthesis.
______
                    HDL Synthesis
______
Performing bidirectional port resolution...
Synthesizing Unit <traffic light>.
   Related source file is "traffic.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 26 was
re-encoded using one-hot encoding. The case statement will be optimized (default statement
optimization), but this optimization may lead to design initialization problems. To ensure
the design works safely, you can:
      - add an 'INIT' attribute on signal <state> (optimization is then done without any
risk)
      - use the attribute 'signal encoding user' to avoid onehot optimization
      - use the attribute 'safe implementation yes' to force XST to perform a safe (but
less efficient) optimization
   Found finite state machine <FSM 0> for signal <state>.
   ______
                  Ι 4
   | States
   | Transitions
                 | 8
   | Inputs
                  | 4
   | Outputs
                  | 6
  (rising edge)
                                       (negative)
                  | automatic
   | Encoding
   | Implementation | LUT
   _____
   Found 28-bit up counter for signal <count>.
   Found 28-bit up counter for signal <count delay>.
   Found 1-bit register for signal <delay10s>.
   Found 1-bit register for signal <delay3s1>.
   Found 1-bit register for signal <delay3s2>.
   Summary:
      inferred 1 Finite State Machine(s).
      inferred 2 Counter(s).
      inferred 3 D-type flip-flop(s).
Unit <traffic light> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Counters
                                         : 2
28-bit up counter
# Registers
                                         : 3
1-bit register
```

		==
* Ad	vanced HDL Synthesis	== * ==
	best encoding. on signal <state[1:2]> with gray encoding.</state[1:2]>	
State Encoding		
00 00		
01 01 10 11		
11 10		
=======================================	=======================================	==
Advanced HDL Synthesis Rep	ort	
Macro Statistics # FSMs	: 1	
# Counters	: 2	
28-bit up counter # Registers	: 2 : 3	
Flip-Flops	: 3	
		==
*		== *
		==
Optimizing unit <traffic_1< td=""><td>ight></td><td></td></traffic_1<>	ight>	
Mapping all equations Building and optimizing fi Found area constraint ration	nal netlist o of 100 (+ 5) on block traffic_light, actual	ratio
Final Macro Processing		
Final Register Report		==
Macro Statistics		
# Registers	: 61	
Flip-Flops	: 61	==
		==
*	Partition Report	*
Partition Implementation S	tatus	
No Partitions were found	in this design.	

```
______
                    Final Report
______
Final Results
RTL Top Level Output File Name : traffic_light.ngr
Top Level Output File Name : traffic_light
Output Format
                         : NGC
Optimization Goal
                         : Speed
Keep Hierarchy
                         : No
Design Statistics
# IOs
                         : 9
Cell Usage :
# BELS
                         : 212
 GND
                         : 1
    INV
                         : 5
   LUT1
                         : 54
    LUT2
                         : 6
    LUT3
                         : 2
   LUT4
LUT4_D
MUXCY
                         : 18
                         : 1
                         : 68
   VCC
XORCY
                         : 1
                         : 56
                         : 61
# FlipFlops/Latches
   FDC
    FDE
                         : 3
    FDR
                         : 28
    FDRE
                         : 28
# Clock Buffers
                         : 1
   BUFGP
                         : 1
# IO Buffers
                         : 8
   IBUF
                         : 2
    OBUF
                         : 6
______
Device utilization summary:
_____
Selected Device: 3s400pq208-5
Number of Slices:
                             44 out of 3584 1%
Number of Slice Flip Flops:
                             61 out of 7168
                                             0%
                             86 out of 7168 1%
Number of 4 input LUTs:
Number of IOs:
                              9
                              9 out of 141 6%
1 out of 8 12%
Number of bonded IOBs:
Number of GCLKs:
_____
Partition Resource Summary:
_____
 No Partitions were found in this design.
_____
```

TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

Clock Signal | Clock buffer(FF name) | Load | clk | BUFGP | 61 |

Asynchronous Control Signals Information:

Control Signal | Buffer(FF name) | Load |
state_FSM_Acst_FSM_inv(state_FSM_Acst_FSM_inv1_INV_0:0)| NONE(state_FSM_FFd1) | 2 |

Timing Summary:

Speed Grade: -5

Minimum period: 8.044ns (Maximum Frequency: 124.324MHz)

Minimum input arrival time before clock: 2.221ns
Maximum output required time after clock: 8.027ns
Maximum combinational path delay: No path found

Timing Detail:

All values displayed in nanoseconds (ns)

Timing constraint: Default period analysis for Clock 'clk'

Clock period: 8.044ns (frequency: 124.324MHz)

Total number of paths / destination ports: 5141 / 148

Delay: 8.044ns (Levels of Logic = 9)

Source: count_delay_17 (FF)
Destination: count_delay_0 (FF)
Source Clock: clk rising

Source Clock: clk rising Destination Clock: clk rising

Data Path: count_delay_17 to count_delay_0

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
FDRE:C->Q	2	0.626	1.040	<pre>count_delay_17 (count_delay_17)</pre>
LUT4: I0->0	1	0.479	0.000	delay10s_and00001_wg_lut<1>
(delay10s_and00001_wg	_lut<1>)			
MUXCY:S->O	1	0.435	0.000	delay10s_and00001_wg_cy<1>
(delay10s_and00001_wg	_cy<1>)			
MUXCY:CI->O	1	0.056	0.000	delay10s_and00001_wg_cy<2>
(delay10s_and00001_wg	_cy<2>)			
MUXCY:CI->O	1	0.056	0.000	delay10s_and00001_wg_cy<3>
(delay10s_and00001_wg	_cy<3>)			
MUXCY:CI->O	1	0.056	0.000	delay10s and00001 wg cy<4>
(delay10s_and00001_wg	_cy<4>)			
MUXCY:CI->O	1	0.056	0.000	delay10s and00001 wg cy<5>

```
0.265 0.768 delay10s_and00001_wg_cy<6>
   MUXCY:CI->O 2
(delay10s and00001 wg cy<6>)
   LUT4:I3->0 4 0.479 0.802 delay10s_and0000 (delay10s_and0000)
                  28 0.479 1.556 count delay and0000 (count delay and0000)
   LUT4:I3->0
                      0.892
                              count delay 0
   FDRE:R
  _____
                      8.044ns (3.877ns logic, 4.167ns route)
  Total
                             (48.2% logic, 51.8% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
 Total number of paths / destination ports: 1 / 1
______
 Source:
              2.221ns (Levels of Logic = 2)
Offset:
              C (PAD)
 Destination: state_FSM_FFd2 (FF)
 Destination Clock: clk rising
 Data Path: C to state FSM FFd2
                              Net
                       Gate
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
              1 0.715 0.851 C_IBUF (C_IBUF)
                   1 0.479 0.000 state FSM FFd2-In1 (state FSM FFd2-In)
   LUT4:I1->0
                      0.176 state FSM FFd2
   FDC:D
   _____
                       2.221ns (1.370ns logic, 0.851ns route)
   Total
                             (61.7% logic, 38.3% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
 Total number of paths / destination ports: 10 / 6
______
 Source: 8.027ns (Levels of Logic = 2)
Source: state_FSM_FFd1 (FF)
Destination: light_highway<1> (PAD)
Source Clock: clk rising
 Data Path: state FSM FFd1 to light highway<1>
                       Gate
                             Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
                11 0.626 1.267 state FSM FFd1 (state FSM FFd1)
   FDC:C->Q
                   2 0.479 0.745 state FSM Out11 (light highway 1 OBUF)
   LUT2:I0->0
                      4.909
                                  light highway 1 OBUF (light highway<1>)
   _____
                       8.027ns (6.014ns logic, 2.013ns route)
   Total
                             (74.9% logic, 25.1% route)
______
Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.24 secs
-->
Total memory usage is 4521500 kilobytes
```

(delay10s and00001 wg cy<5>)

Number of errors : 0 (0 filtered)

Number of warnings: 0 (0 filtered)
Number of infos: 1 (0 filtered)