Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs Total CPU time to Xst completion: 0.19 secs

--> Parameter xsthdpdir set to xst

Total REAL time to Xst completion: 0.00 secs Total CPU time to Xst completion: 0.19 secs

--> Reading design: fifo_memory.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Compilation
- 3) Design Hierarchy Analysis
- 4) HDL Analysis
- 5) HDL Synthesis
 - 5.1) HDL Synthesis Report
- 6) Advanced HDL Synthesis
 - 6.1) Advanced HDL Synthesis Report
- 7) Low Level Synthesis
- 8) Partition Report
- 9) Final Report
 - 9.1) Device utilization summary
 - 9.2) Partition Resource Summary
 - 9.3) TIMING REPORT

* Synthesis Options Summary *

---- Source Parameters

Input File Name : "fifo_memory.prj"

Input Format : mixed
Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "fifo_memory"

Output Format : NGC

Target Device : xc3s400-5-pq208

---- Source Options

Top Module Name : fifo_memory

Automatic FSM Extraction : YES FSM Encoding Algorithm : Auto

Safe Implementation : No : LUT FSM Style RAM Extraction : Yes RAM Style : Auto ROM Extraction : Yes Mux Style : Auto Decoder Extraction : YES Priority Encoder Extraction : Yes Shift Register Extraction : YES Logical Shifter Extraction : YES XOR Collapsing : YES ROM Style : Auto Mux Extraction : Yes Resource Sharing : YES Asynchronous To Synchronous : NO Multiplier Style : Auto Automatic Register Balancing : No

---- Target Options

Add IO Buffers : YES Global Maximum Fanout : 100000 Add Generic Clock Buffer(BUFG) : 8 : YES Register Duplication : YES Slice Packing Optimize Instantiated Primitives : NO Use Clock Enable : Yes Use Synchronous Set : Yes Use Synchronous Reset : Yes Pack IO Registers into IOBs : Auto Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed
Optimization Effort : 1
Keep Hierarchy : No

Netlist Hierarchy : As_Optimized

RTL Output : Yes

Global Optimization : AllClockNets

Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>

Case Specifier : Maintain Slice Utilization Ratio : 100

BRAM Utilization Ratio : 100
Verilog 2001 : YES
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

______ HDL Compilation ______ Compiling verilog file "fifo memory.v" in library work Module <fifo memory> compiled Module <memory array> compiled Module <read_pointer> compiled Module <status signal> compiled Module <write_pointer> compiled No errors in compilation Analysis of file <"fifo_memory.prj"> succeeded. Design Hierarchy Analysis ______ Analyzing hierarchy for module <fifo memory> in library <work>. Analyzing hierarchy for module <write_pointer> in library <work>. Analyzing hierarchy for module <read_pointer> in library <work>. Analyzing hierarchy for module <memory_array> in library <work>. Analyzing hierarchy for module <status signal> in library <work>. ______ HDL Analysis ______ Analyzing top module <fifo memory>. Module <fifo memory> is correct for synthesis. Analyzing module <write pointer> in library <work>. Module <write pointer> is correct for synthesis. Analyzing module <read_pointer> in library <work>. Module <read_pointer> is correct for synthesis. Analyzing module <memory_array> in library <work>. Module <memory_array> is correct for synthesis. Analyzing module <status signal> in library <work>. Module <status_signal> is correct for synthesis.

inferred

Unit <status_signal> synthesized.

2 Adder/Subtractor(s).

Synthesizing Unit <fifo_memory>.
 Related source file is "fifo_memory.v".
Unit <fifo_memory> synthesized.

HDL Synthesis Report

Macro Statistics	
# RAMs	: 1
16x8-bit dual-port RAM	: 1
# Adders/Subtractors	: 2
4-bit subtractor	: 1
5-bit subtractor	: 1
# Counters	: 2
5-bit up counter	: 2
# Registers	: 2
1-bit register	: 2
# Xors	: 1
1-bit xor2	: 1

* Advanced HDL Synthesis *

Synthesizing (advanced) Unit <memory_array>.

r	am_type	Distributed	
P	ort A aspect ratio clkA weA addrA diA	16-word x 8-bit connected to signal <clk> connected to signal <fifo_we> connected to signal <wrptr> connected to signal <in></in></wrptr></fifo_we></clk>	 rise
P 	ort B aspect ratio addrB doB	16-word x 8-bit connected to signal <rdptr> connected to signal <out></out></rdptr>	

```
Unit <memory array> synthesized (advanced).
______
Advanced HDL Synthesis Report
Macro Statistics
# RAMs
                                : 1
16x8-bit dual-port distributed RAM
                                : 1
# Adders/Subtractors
                                 : 2
4-bit subtractor
                                 : 1
5-bit subtractor
                                 : 1
# Counters
                                : 2
5-bit up counter
                                 : 2
# Registers
                                : 2
Flip-Flops
                                 : 2
# Xors
                                 : 1
1-bit xor2
                                 : 1
______
______
              Low Level Synthesis
______
Optimizing unit <fifo memory> ...
Optimizing unit <status_signal> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo memory, actual ratio is 0.
FlipFlop top1/wrptr_1 has been replicated 1 time(s)
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                : 13
Flip-Flops
                                 : 13
_______
______
                Partition Report
______
Partition Implementation Status
_____
```

```
______
                      Final Report
______
Final Results
RTL Top Level Output File Name : fifo_memory.ngr
Top Level Output File Name : fifo_memory
Output Format
                           : NGC
Optimization Goal
                           : Speed
Keep Hierarchy
                            : No
Design Statistics
# IOs
                            : 25
Cell Usage:
# BELS
                            : 41
#
     INV
                            : 3
#
     LUT2
                            : 9
#
    LUT3
                            : 4
   LUT3_L
LUT4
LUT4_D
LUT4_L
#
                            : 4
#
                           : 10
#
                           : 2
#
                            : 2
#
     MUXCY
                           : 4
#
     VCC
                            : 1
     XORCY
                           : 2
                           : 13
# FlipFlops/Latches
     FDCE
                           : 13
# RAMS
                           : 8
                           : 8
     RAM16X1D
# Clock Buffers
                           : 1
     BUFGP
                           : 1
# IO Buffers
                           : 24
    IBUF
                            : 11
     OBUF
                           : 13
______
Device utilization summary:
-----
Selected Device: 3s400pq208-5
Number of Slices:
                                25 out of
                                           3584
                                                  0%
Number of Slice Flip Flops:
                                13 out of
                                           7168
                                                  0%
Number of 4 input LUTs:
                                50 out of 7168
                                                  0%
   Number used as logic:
                                 34
```

Number used as RAMs: Number of IOs: Number of bonded IOBs: Number of GCLKs:		out of out of					
Partition Resource Summary:							
No Partitions were found in this design.							
TIMING REPORT							
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.							
Clock Information:							
Clock Signal	Clock buffer(FF name)			Load			
	BUFGP			21			
Asynchronous Control Signals Information:							
	Buffer(FF name)			Load	Ì		
rst_n_inv(top4/rst_n_inv1_INV_0:0)) NONE(top1/wrptr_0)			13			
Timing Summary:	+			+	+		
Speed Grade: -5							
Minimum period: 5.661ns (Maximum Frequency: 176.656MHz) Minimum input arrival time before clock: 4.295ns Maximum output required time after clock: 11.402ns Maximum combinational path delay: No path found							
Timing Detail:							
All values displayed in nanoseconds (ns)							

```
Timing constraint: Default period analysis for Clock 'clk'
 Clock period: 5.661ns (frequency: 176.656MHz)
 Total number of paths / destination ports: 326 / 98
______
              5.661ns (Levels of Logic = 2)
Delay:
             top1/wrptr 3 (FF)
 Source:
             top1/wrptr_0 (FF)
 Destination:
 Source Clock: clk rising
 Destination Clock: clk rising
 Data Path: top1/wrptr_3 to top1/wrptr_0
                     Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  -----
   FDCE:C->Q 28 0.626 1.615 top1/wrptr_3 (top1/wrptr_3) LUT4_D:I2->0 7 0.479 0.929 top4/fifo_overflow_and0000221
(top4/fifo_overflow_and0000221)
   FDCE:CE
                    0.524
                              top1/wrptr 0
                    5.661ns (2.108ns logic, 3.553ns route)
                          (37.2% logic, 62.8% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
 Total number of paths / destination ports: 37 / 31
______
            4.295ns (Levels of Logic = 3)
Offset:
 Source:
             rd (PAD)
             top4/fifo underflow (FF)
 Destination:
 Destination Clock: clk rising
 Data Path: rd to top4/fifo underflow
                     Gate
                           Net
  (top4/fifo_underflow_not0001)
                    0.524 top4/fifo_underflow
   FDCE:CE
                    4.295ns (2.197ns logic, 2.098ns route)
  Total
                          (51.1% logic, 48.9% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
 Total number of paths / destination ports: 87 / 13
```

```
Offset:
                   11.402ns (Levels of Logic = 8)
                  top1/wrptr 0 (FF)
 Source:
                   fifo_threshold (PAD)
 Destination:
 Source Clock:
                   clk rising
 Data Path: top1/wrptr_0 to fifo_threshold
                             Gate
                                     Net
   Cell:in->out fanout
                                   Delay Logical Name (Net Name)
                            Delav
                                   1.865 top1/wrptr 0 (top1/wrptr 0)
    FDCE:C->Q
                       31
                            0.626
    LUT2:I0->0
                                   0.000 top4/Msub_pointer_result_lut<0>
                            0.479
                       1
(top4/Msub_pointer_result_lut<0>)
    MUXCY:S->0
                            0.435
                                   0.000 top4/Msub_pointer_result_cy<0>
(top4/Msub_pointer_result_cy<0>)
    MUXCY:CI->O
                            0.056
                                   0.000 top4/Msub_pointer_result_cy<1>
(top4/Msub_pointer_result_cy<1>)
    MUXCY:CI->0
                            0.056
                                   0.000 top4/Msub pointer result cy<2>
(top4/Msub_pointer_result_cy<2>)
                                   0.000 top4/Msub pointer result cy<3>
    MUXCY:CI->O
                        0.056
(top4/Msub_pointer_result_cy<3>)
    XORCY:CI->O
                       1 0.786 0.976 top4/Msub_pointer_result_xor<4>
(top4/pointer_result<4>)
                                   0.681 top4/fifo_threshold_or00001
    LUT2:I0->0
                            0.479
(fifo_threshold_OBUF)
    OBUF:I->O
                                         fifo threshold OBUF (fifo threshold)
                            4.909
   Total
                           11.402ns (7.881ns logic, 3.522ns route)
                                   (69.1% logic, 30.9% route)
______
Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.73 secs
-->
Total memory usage is 4521448 kilobytes
```

0 (0 filtered)

1 (0 filtered)

0 filtered)

3 (

Number of errors :

Number of warnings :

Number of infos :