
AES Encryption Core




Our AES encryption core design pipelines the data by round by registering the values after each round. This way multiple inputs can be processed in the pipeline at the same time to increase throughput. Additionally, registering intermediate data allows us to meet timing constraints for higher clock frequencies.

Plaintext			Va
	01111		100 02 04 06
01 05 09 01	Only bo, bs b		The state of the s
	are needed	to calculate	08 00 00 00
02 66 0a 0e	bo		10 12 14 16
03 07 06 OF		100000000000000000000000000000000000000	181a1cle
			Wo W. V2 V3
Fritial AddRR			
00	- 1		Wy = Wo @ (ren(sob (rotate (w3))
of	Plaistert &	+ Key	
le			rotate (w3) = U8
111			10
			16
Sub-Byte			CO
63			
76	5-604		s.b(rotate(~3)) = 30
12			ca
82			ad
			63
Shift Rous			
63			rcon @ sub(ratificial) = 01 30
16			00 00 (4 3
72			00 40
82			00 63
	2 *1	h76 @ 76 = 9A	~ 4 = ~ 0 @ rean(she (rotat (3))) = (1)
Mix Cols		7	g _A
9MAC	bo = (2xh6	3) @ (3 x h 76) & h 72 & h & Z = h 66 & h 4000 6 h 7
	b. = (2×h;	76) 6 (3×h72) + h 82 + h 63
	b= = (2xh	72) 6 (3 x h 82) & h 63 Gh 76
	6 = C2 + h	82) & (3 x h 63	€ h 76 € h 72
	3		
Add RK			Key (Roud)
96	bo= 694 &	WA LAA	maa Z
1	= 406		C2
	100		(30)
			78
Company of the last of the las	The second second		465 4647

The hardware complexity and area is slightly higher than expected, as is the minimum clock period. Otherwise, the hardware implementation is as expected.

Given a slack of 7.838 ns when simulating with a 10 ns clock, the maximum minimum clock period is 10 - 7.838 = 2.162 ns. Thus, the maximum clock frequency is 1/period = 462.5346 MHz.


Simulation Waveform




Log File


```
At time
Applying reset...
                       At time
Starting Test 1: Apply given plaintext and key...
sub_bytes result = 6301c9af6f76faa4fe6b72f0677bad82
shift rows result = 637672826f6badaffe7bc9a46701faf0
mix cols result = ac9b6cbe61faaf3207ecfbf8c78082a9
sub_bytes result = 6f48abdddd089ecf6206dba73cc68cb4
shift_rows result = 6f08dbb4dd068cdd62c6abcf3c489ea7
mix cols result = a9bd0d11fa83a457f1dca34e99b2a1c7
sub_bytes result = 3237c674bedd72f8549effa77542d7a8
shift_rows result = 32ddffa8be9ed7745442c6f8753772a7
mix cols result = 4f21e93f7d8f097850799293662a548f
sub_bytes result = 6a08f8ba7439eac7e9e4bba4215622d3
shift rows result = 6a39bbd374e422bae956f8c72108eaa4
mix cols result = f71d5081477b01350c91061b14b011d2
sub_bytes result = 18127957c33d29cc2e4ecc17b4f28c45
shift rows result = 183dcc45c34e8c572ef279ccb4122917
mix cols result = fe68695394877732e496617a7bfccdd2
sub_bytes result = e08daa7aae62c78b7c5e6fa2291ab330
shift_rows result = e0626f30ae5eb37a7c1aaa8b298dc7a2
mix_cols result = 22a50c566ca603f0f726af39bbd8cc6e
sub_bytes result = 2027539304c9d4bc2feeb53e96619a4a
shift rows result = 20c9b54a04ee9a932f6153bc9627d43e
mix cols result = ff27468828e56b4512a43720b481402e
sub_bytes result = ace712d9fdb4abe03a0715d87ea40a82
shift rows result = acb41582fd070ad93aa412e07ee7abd8
mix_cols result = 1362af513b349eb871bf8123bd95a765
sub_bytes result = ad6906191281a1132e4442fac704c33c
shift rows result = ad81423c1244c3192e040613c769a1fa
mix_{cols} result = a74eec5732dde083453f13567517e275
                      145000, cipher = b66c53419d2ee111ddad151e29c98036
At time
Ciphertext: b66c53419d2ee111ddad151e29c98036
Simulation complete via $finish(1) at time 1600 NS + 0
 ./testbench/AES_tb.v:60
                                $finish;
xcelium> SS
```


Layout Clock Tree debugger showing final clock tree




Layout









Given a slack of 7.838 ns when simulating with a 10 ns clock, the maximum minimum clock period is 10 - 7.838 = 2.162 ns. Thus, the maximum clock frequency is 1/period = 462.5346 MHz.

