
The MU0 is a 16 bit architecture, what make us these 16 of the instruction?	In the MU0, what are the two programmer visible registers?
How many bits long is the program counter and what does it store?	How many bits is the accumulator and what does it store?
What happens when 'LDA s' is run?	What happens when 'STA s' is run?
What happens when 'ADD s' is run?	What happens when 'SUB s' is run?



4 bits for an operation and 12 for the address.

16 bits, stores the result of the last arithmetic operation.

12 bits, stores the address in memory of the next instruction to be executed.

$$|s| = ACC$$

$$ACC = [s]$$

$$ACC -= [s]$$

$$ACC \neq = [s]$$

What happens when 'JMP s' is run?	What happens when 'JGE s' is run?
What happens when 'JNE s' is run?	Briefly explain what the fetch-execute cycle is.
What three steps occur during the fetch phase?	In order for every execution to run smoothly what needs to be worked out?
What control signals do all registers need?	What control signal does a multiplexer need?

if
$$ACC \not = 0$$
 then $PC = s$

PC = s

10

9

The next instruction is fetched from memory (at the address pointed to by the PC), then the instruction is executed.

if ACC != 0 then PC = s

12

11

- 1. The critical path for each operation.
- 2. The time allowed for signals to propagate through even the longest critical path.

- 1. Read the data stored in the address that the PC is pointing to.
- 2. Save result of read in the instruction register
- 3. Increment the PC.

14

13

A signal to select an input

 $An\ enable\ signal$

What control signals does the memory need?	Which 3 signals control the ALU ?	118
What two jobs do operating systems do in general?	What is a process?	220
What is the address space?	$What \ is \ a \ thread?$	222
What is multi-threading?	How do we make programs think they have sole use of memory?	224



Ren (read enable) and Wen (write enable)

18

17

A program in execution, the thread + address space.

- 1. Manage the resources of the sys-
- Abstract the implementation of the system from the running programs.

20

19

A sequence of instructions that are obeyed.

All memory locations the process can use.

22

21

Use **relocation**, where we swap a program out of memory and This is where we have multiple threads within the same process later swap it back in.


What are the two most common modes of operation?	What are the three different approaches to engineering an OS?
25	26
What are the three process states?	In the diagram, what is happening at each stage? Running Blocked Ready
What is a PCB table?	In scheduling, what do the following mean? 1. CPU burst 2. I/O burst 3. CPU bound 4. I/O bound
What is a processes turnaround time?	What is a processes waiting time?

Mo	nolithic, layered and micro-kernels.		$User\ and\ system$
		26	25
1. 2. 3. 4.	Process needs to wait for I/O or event. Process forcibly preempted - interrupt / relinquish CPU / time-slice expired. Scheduler selects process to run. I/O or event occurs.		$Running,\ ready,\ blocked$
		28	27
1. 2. 3. 4.	Process executing on CPU Process blocked, waiting for I/O Long CPU bursts Short CPU bursts	F	Process control block, it contains all of the information needed about processes.
		30	29

The time that the process waits to run.

 $\label{eq:completed} The\ time\ from\ a\ process\ being\ submitted\ to\ it\ getting\ completed.$

Briefly explain the first come first served scheduling algorithm.	Briefly explain the shortest remaining time first scheduling algorithm.
What is meant by pre-emptive scheduling?	What is meant by non-pre-emptive scheduling?
What is the fixed time amount called in non-pre-emptive processing?	What is process starvation?
In scheduling, what are static priorities?	In scheduling, what are dynamic priorities?



What is a race condition?	What do the following terms mean? 1. Data inconsistency 2. Synchronisation 3. Critical section 4. Mutual exclusion
$What \ is \ deadlock?$	What is the base register of a program?
What is the limit register of a program?	What is the base register usage sequence?
What is the limit register usage sequence?	What is the virtual address?

Using appropriate policies and mechanisms to ensure the correct operation of cooperating processes When one or more processes/threads execute in parallel, but Section of code in which shared the outcome depends on which finishes first. data is used 4. At most 1 process can be in its critical section at once 42 41 Where there are a set of waiting processes where each process A register that is loaded with the physical address where the is waiting for something that can only be provided by another program begins in memory. of the processes. 44 43 When the processor references memory, either fetch an instruction or read or write a data word, the CPU hardware automatically adds the base value to the address generated by A register that is loaded with the length of the program. the processor before sending the address out on the memory bus.46 45

1.


Disagreement about data values

An address that is generated by a program. It is converted to the actual 'physical address' which is used in memory.

What the base register usage sequence happens, the OB cheeks if the address offered is greater than the value in the limits register, in which case a fault is generated and access aborted.

When the base register usage sequence happens, the OS checks

What performs the virtual to physical address conversion?	What is the difference between a partition and a program?
What are the two main reasons for virtual memory in a computer system?	What is a page table?
What are the two techniques used to implement virtual memory?	Segmented memory is split into chunks of a size.
What is the formula to work out the number of pages used in a system?	What is the format of an address to paged memory?



The memory management unit (MMU)

50

- A table used by the MMU to translate from a virtual to a physical address.
- 1. To allow a processor to address a much larger address space than is implemented by the physical memory
- 2. To support the OS in the management of processes

52 51

Segmented memory is split into chunks of a variable size.

Paged virtual memory and segmented virtual memory.

54

$$\#pages = \frac{addressSpace}{PageSize}$$

 $Where \ address Space \ and \ page Size \ are \ measured \ in \ bits.$

 $Page\ number\ +\ offset$

49

What steps does the MMU take when it receives a paged address?	What columns are present in the page table?
57	58
In a page table, the resident flag checks whether the page is	In a page table the used flag check whether the page
In a page table, what does the dirty flag do?	LRU is a page replacement algorithm, what does LRU stand for?
FIFO is a page replacement algorithm, what does FIFO stand for?	Briefly explain what the FIFO page replacement algorithm does.

Resident flag Used flag Dirty flag $Physical\ address$ $Disk\ address$

used

Last recently used

- 1. Look up the page number in the page table and see if it's in physical memory.
- If it is in memory, generate a $physical\ address\ ((pageSize \times\ pa$ geNumber) + offset), and request that from RAM.
- 3. If it's not, abort the memory access, OS will load the page into memory (this is a page fault).

57

59

In a page table the used flag check whether the page has been In a page table, the resident flag checks whether the page is

58

60

currently in virtual memory

Checks whether the page has been written to while it's been in physical memory (so it needs to be copied back in full when

it's put back onto the disk).

62 61

Identifies the oldest page in memory and gets rid of it. First in first out.

> 64 63

Briefly explain what the second chance page replacement algorithm does.	Briefly explain the last recently used page replacement algorithm.
What is a write-back?	What are two attributes that segments have that define how they are used?
When does a segment fault occur?	Explain external fragmentation.
What can we do to prevent fragmentation?	

This picks the page that has been used the least amount of time. Implemented by using a timestamp.	This picks the oldest page with the fewest number of accesses since the last pass of the algorithm.
66	65
$Usage\ rights\ and\ access\ rights.$	When we write a page back to the disk when we swap it out.
68	67
When segments of different sizes are moved between main memory and the backing store.	When the OS tries to access a segment that is not in memory.
70	69
	Use algorithms such as best fit and first fit when the OS is placing segments in memory.