

Asynchronous FIFO


• Block Diagram & Overview

The FIFO has been parameterized in DEPTH and WIDTH dimension.

The Asynchronous FIFO does Read and Write ops in 2 different clock cycles, rd_clk and wr_clk, because of this Clock Domain crossing techniques use to update FULL and EMPTY condition, here we have employed the following parameters to avoid metastability and corrupt result due to domain crossing:

1. Binary to Gray converter .
2. 2-Flop synchronizer.

We have transferred wr_ptr to read domain to generate Empty and rd_ptr to write domain to generate Full condition.



Wr_ptr to read domain via 2 flop synchronizer

The entire Verilog Code follows this Architecture or Data Flow Model, similarly the rd_ptr is transferred to write domain as shown in the above figure.

NOTE:

When a Read operation is done, the Fifo replaced the address from where the data has been read to 'x' just for mere ease in visual representation in simulation.

● **Results and Observation**

The Simulation results has been generated by the following test bench:

```
module Async_FIFO_tb;

    // Parameters
    parameter Depth = 8;
    parameter Width = 4;

    // Testbench signals
    reg wr_clk, rd_clk;
    reg reset;
    reg wr_en, rd_en;
    reg [Width-1:0] wr_data;
    wire [Width-1:0] rd_data;
    wire Full, Empty;

    // DUT instantiation
    Async_FIFO #(Depth, Width) dut (
        .wr_en(wr_en),
        .rd_en(rd_en),
        .wr_data(wr_data),
        .wr_clk(wr_clk),
        .rd_clk(rd_clk),
        .reset(reset),
        .Full(Full),
        .Empty(Empty),
        .rd_data(rd_data)
    );

    // Clock generation
    initial begin
        wr_clk = 0;
        forever #5 wr_clk = ~wr_clk; // write clock = 100 MHz (10ns period)
    end

    initial begin
        rd_clk = 0;
        forever #7 rd_clk = ~rd_clk; // read clock = ~71 MHz (14ns period)
    end

    initial begin
        // Initialize signals
        reset = 1;
        wr_en = 0;
        rd_en = 0;

        // Release reset
        #20 reset = 0;
```

```

// Write data into FIFO
@(posedge wr_clk);
wr_en = 1;
wr_data = 1;

@(posedge wr_clk);
wr_data = 2;

@(posedge wr_clk);
wr_data = 3;

@(posedge wr_clk);
wr_data = 4;

@(posedge wr_clk);
wr_en = 1;
wr_data = 5;

@(posedge wr_clk);
wr_data = 6;

@(posedge wr_clk);
wr_data = 7;

@(posedge wr_clk);
wr_data = 8;

@(posedge wr_clk);
wr_en = 0; // stop writing

// Wait before reading
#30;

@(posedge rd_clk);
rd_en = 1;

@(posedge rd_clk);
rd_en = 1;

@(posedge rd_clk);
rd_en = 1;

@(posedge rd_clk);
rd_en = 1;

@(posedge rd_clk);
rd_en = 1;

@(posedge rd_clk);
rd_en = 1;

```

```
@(posedge rd_clk);
rd_en = 1;
```


```
@(posedge rd_clk);    // FIFO should be empty here finally
rd_en = 1;
```

```
#10
rd_en = 0;
```

```
#100
$finish;
```

```
end
```

```
endmodule
```




NOTE:


The data is getting stored in the FIFO register as shown:

It is **“RED”** because we have replaced the read address by ‘x’ intentionally for visual understanding and are not errors, as already mentioned.

For Successful synthesis, we have commented out “Fifo[rd_ptr]<={Width{1'dx}};” in the code.



RTL Schematic



Hardware Utilization and Power