

# Pre-Lab 4

Name : Chhay Lay Heng

Class : CS 4114.1.115

Date : November 16, 2023

## Problem 1. DFF Flip Flop Truth Table

Input				Output	
$\overline{\text{PRESET}}$	$\overline{\text{CLEAR}}$	Clock	D	Q	Q'
0	1	X	X	1	0
1	0	X	X	0	1
0	0	X	X	X	X
1	1	$\uparrow$	1	1	0
1	1	$\uparrow$	0	0	1
1	1	0	X	$Q_0$	$Q'_0$

## Problem 2. JK Flip Flop Truth Table

Input				Output	
Clear	Clock	J	K	Q	Q'
0	X	X	X	1*	1*
1	$\downarrow$	0	0	$Q_0$	$Q'_0$
1	$\downarrow$	0	1	0	1
1	$\downarrow$	1	0	1	0
1	$\downarrow$	1	1	$Q'_0$	$Q_0$
1	$\downarrow$	X	X	$Q_0$	$Q'_0$

### Problem 3. Logic Diagram of tiny ALU with DFF Accumulator

