


(3) Real-Time GPS Distance Calculator

甲、摘要


利用硬體涉及 GPS 可減少軟體分析所耗費的大量時間，可用於即時系統上面，算出上一筆輸入與目前輸入的距離並輸出。



圖一、系統方塊圖

乙、想法

利用半正矢定理(Haversine Formula)，並使用查表(三角函數)搭配線性內插來估算圓座標兩點間的距離



$$\text{haversin}(\theta) = \sin^2\left(\frac{\theta}{2}\right)$$

$$a = \sin^2\left(\frac{(\varphi_B - \varphi_A) * \text{rad}}{2}\right) + \cos\varphi_A * \cos\varphi_B * \sin^2\left(\frac{(\lambda_B - \lambda_A) * \text{rad}}{2}\right)$$

$$D = R * \sin^{-1}(\sqrt{a})$$

圖二、半正矢定理

丙、結果

```

509 module divider_10stage_83_37_to_80bit (clk, load, dividend, divisor, q, mode);
510     input clk;
511     input load;
512     input mode;
513     input [82:0] dividend; // 83
514     input [36:0] divisor; // 37
515     output [79:0] q; // 80
516
517     parameter times = 5;
518     parameter dandsize = 83;
519     parameter diorsize = 37;
520     parameter qsize = 80;
521     parameter stage_num = 10;
522
523     reg [3:0] cnt;
524     reg [79:0] q_reg; // must be 4*times
525
526     // size = dand size
527     wire [(dandsize):0] dand0, dior0; // stage0 wire
528     wire [(dandsize):0] dand1, dior1; // stage1 wire
529     wire [(dandsize):0] dand2, dior2; // stage2 wire
530     wire [(dandsize):0] dand3, dior3; // stage2 wire
531     wire [(dandsize):0] dand4, dior4; // stage2 wire
532     wire [(dandsize):0] dand5, dior5; // stage2 wire
533     wire [(dandsize):0] dand6, dior6; // stage2 wire
534     wire [(dandsize):0] dand7, dior7; // stage2 wire
535     wire [(dandsize):0] dand8, dior8; // stage2 wire
536     wire [(dandsize):0] dand9, dior9; // stage2 wire
537     reg [(dandsize):0] dand10, dior10; // feedback register
538
539     wire q_stage_0, q_stage_1, q_stage_2, q_stage_3;
540     wire q_stage_4, q_stage_5, q_stage_6, q_stage_7;
541     wire q_stage_8, q_stage_9, q_stage_10;
542
543
544
545
546
547
548
549 // stage0
550 assign dand0 = load ? dividend : dand10;
551 assign dior0 = load ? { divisor, {(dandsize-diorsize){1'b0}} } : dior10;
552 assign q_stage_0 = dand0 >= dior0;
553 // stage1
554 assign dand1 = (dand0 >= dior0 ? (dand0-dior0) : dand0) << 1;
555 assign dior1 = dior0;
556 assign q_stage_1 = dand1 >= dior1;
557 // stage2
558 assign dand2 = (dand1 >= dior1 ? (dand1-dior1) : dand1) << 1;
559 assign dior2 = dior1;
560 assign q_stage_2 = dand2 >= dior2;
561 // stage3
562 assign dand3 = (dand2 >= dior2 ? (dand2-dior2) : dand2) << 1;
563 assign dior3 = dior2;
564 assign q_stage_3 = dand3 >= dior3;
565 // stage4
566 assign dand4 = (dand3 >= dior3 ? (dand3-dior3) : dand3) << 1;
567 assign dior4 = dior3;
568 assign q_stage_4 = dand4 >= dior4;
569 // stage5
570 assign dand5 = (dand4 >= dior4 ? (dand4-dior4) : dand4) << 1;
571 assign dior5 = dior4;
572 assign q_stage_5 = dand5 >= dior5;
573 // stage6
574 assign dand6 = (dand5 >= dior5 ? (dand5-dior5) : dand5) << 1;
575 assign dior6 = dior5;
576 assign q_stage_6 = dand6 >= dior6;
577 // stage7
578 assign dand7 = (dand6 >= dior6 ? (dand6-dior6) : dand6) << 1;
579 assign dior7 = dior6;
580 assign q_stage_7 = dand7 >= dior7;
581 // stage8
582 assign dand8 = (dand7 >= dior7 ? (dand7-dior7) : dand7) << 1;
583 assign dior8 = dior7;
584 assign q_stage_8 = dand8 >= dior8;

```

```

585 // stage9
586 assign dand9 = (dand8 >= dior8 ? (dand8-dior8) : dand8) << 1;
587 assign dior9 = dior8;
588 assign q_stage_9 = dand9 >= dior9;
589 // stage10
590 always @(posedge clk) begin
591     if(load) begin
592         dand10 <= (dand9 >= dior9 ? (dand9-dior9) : dand9) << 1;
593         dior10 <= dior9;
594
595         cnt <= 4'd1;
596         q_reg <= { (qsize-stage_num){1'b0}}, q_stage_0, q_stage_1, q_stage_2, q_stage_3, q_stage_4, q_stage_5, q_stage_6, q_stage_7, q_stage_8, q_stage_9
597     end
598     else if(cnt < times+(mode, mode)) begin
599         cnt <= cnt + 4'd1;
600         dand10 <= (dand9 >= dior9 ? (dand9-dior9) : dand9) << 1;
601         dior10 <= dior9;
602         q_reg <= { q_reg[(qsize-stage_num-1):0], q_stage_0, q_stage_1, q_stage_2, q_stage_3, q_stage_4, q_stage_5, q_stage_6, q_stage_7, q_stage_8, q_stage_9
603     end
604     // else keep
605 end
606 assign q = q_reg;
607
608 endmodule
609

```

圖三四五、使用客製化多級除法器

```

1 //synopsys translate_off
2 `include "DW02_mult.v"
3 //synopsys translate_on

```

```

142 DW02_mult #(64, 64) U1 (.A(mul1), .B(mul2), .TC(1'b0), .PRODUCT(product));
143

```

圖六七、使用 synopsys DW IP

```

xcelium> run
-----
TEST START !!!
-----
All data have been generated successfully!
-----
--PASS--
-----
Simulation complete via $finish(1) at time 831820 NS + 0
./testbench.v:147      #10 $finish;
xcelium> exit
TOOL:  xmvverilog      22.03-s003: Exiting on Oct 01, 2023 at 21:17:37 CST (total: 00:00:02)
user:  ~/ICG/ICC2019_final_univ_Real-Time GPS Distance Calculator/icc2019cb> ncverilog testbench.v GP5DC.v -y /cad/synopsys/synthesis/cur/dw/sim_ver
r/dw/sim_ver

```

圖八、驗證結果正確且達 Rank A