

EE 444/645: Embedded Systems Design


Microcontroller interfacing MSP430 – USCI UART Mode

Spring 2017. Set: 5

Instructor: Dr. Dejan Raskovic

A simple bus


- □ Wires:
 - Uni-directional or bi-directional
 - One line may represent multiple wires
- Bus
 - Set of wires with a single function
 - ☐ Address bus, data bus
 - Or, entire collection of wires
 - ☐ Address, data and control
 - Associated protocol: rules for communication





2

3



- Conducting device on periphery
- Connects bus to processor or memory
- Often referred to as a pin
 - Actual pins on periphery of IC package that plug into socket on printed-circuit board
 - Sometimes metallic balls instead of pins
 - Today, metal "pads" connecting processors and memories within single IC
- ☐ Single wire or set of wires with single function
 - E.g., 12-wire address port




D. Raskovic: EE444/645 - Spring 2017


SET 5

4

Timing Diagrams

- Most common method for describing a communication protocol
- ☐ Time proceeds to the right on x-axis
- □ Control signal: low or high ___
 - May be active low (e.g., go', /go, go, or go_L)
 - Use terms assert (active) and deassert
 - Asserting go' means go=0
- □ Data signal: not valid or valid —
- ☐ Protocol may have subprotocols
 - Called bus cycle, e.g., read and write
 - Each may be several clock cycles








Basic protocol concepts

- ☐ Actor: master initiates, slave (servant) responds
- □ Direction: sender, receiver
- □ Addresses: special kind of data
 - Specifies a location in memory, a peripheral, or a register within a peripheral
- □ Time multiplexing
 - Share a single set of wires for multiple pieces of data
 - Saves wires at expense of time

Time-multiplexed data transfer





data serializing


address/data muxing

SET :


6


D. Raskovic: EE444/645 - Spring 2017

Basic protocol concepts: control methods



1. Master asserts *req* to receive data






- 1. Master asserts *req* to receive data
- 2. Slave puts data on bus and asserts ack
- 3. Master receives data and deasserts req
- 4. Slave ready for next request


STROBE PROTOCOL


HANDSHAKE PROTOCOL



A strobe/handshake compromise







- 1. Master asserts req to receive data
- 2. Slave puts data on bus **within time t**_{access} (wait line is unused)
- 3. Master receives data and deasserts req
- 4. Slave ready for next request

- 1. Master asserts req to receive data
- 2. Slave can't put data within t_{access} , asserts wait ack
- 3. Slave puts data on bus and deasserts wait
- 4. Master receives data and deasserts req
- 5. Slave ready for next request

FAST - RESPONSE CASE

SLOW - RESPONSE CASE



D. Raskovic: EE444/645 - Spring 2017

SET 5

8

Remember this?

- Processor talks to both memory and peripherals using same bus: two ways to talk to peripherals
 - Memory-mapped I/O
 - Peripheral registers occupy addresses in same address space as memory
 - □ e.g., Bus has 16-bit address
 - lower 32 K addresses may correspond to memory
 - upper 32 K addresses may correspond to peripherals
 - Standard I/O (I/O-mapped I/O)
 - □ Additional pin (M/IO) on bus indicates whether a memory or peripheral access is to be performed
 - e.g., Bus has 16-bit address
 - all 64 K addresses correspond to memory when M/IO set to 0
 - all 64 K addresses correspond to peripherals when M/IO set to 1



D. Raskovic: EE444/645 - Spring 2017

SET 5

10

Memory-mapped I/O vs. Standard I/O

- Memory-mapped I/O
 - Requires no special instructions
 - ☐ Assembly instructions involving memory like MOV and ADD work with peripherals as well
 - ☐ Standard I/O requires special instructions (e.g., IN, OUT) to move data between peripheral registers and memory
- ☐ Standard I/O
 - No loss of memory addresses to peripherals
 - Simpler address decoding logic in peripherals possible
 - ☐ When number of peripherals much smaller than address space then high-order address bits can be ignored
 - smaller and/or faster comparators



Advanced communication principles

- Layering
 - Break complexity of communication protocol into pieces easier to design and understand
 - Lower levels provide services to higher level
 - □ Lower level might work with bits while higher level might work with packets of data
 - Physical layer
 - Lowest level in hierarchy
 - ☐ **Medium** to carry data from one *actor* (device or node) to another
- Parallel communication
 - Physical layer capable of transporting multiple bits of data
- Serial communication
 - Physical layer transports one bit of data at a time
- ☐ Wireless communication
 - No physical connection needed for transport at physical layer



D. Raskovic: EE444/645 - Spring 2017

SET 5

12

Parallel communication

- Multiple data, control, and possibly power wires
 - One bit per wire
- □ High data throughput with short distances
- Typically used when connecting devices on same IC or same circuit board
 - Bus must be kept short
 - long parallel wires result in high capacitance values which requires more time to charge/discharge
 - Data misalignment between wires increases as length increases
- ☐ Higher cost, bulky



Serial communication

- ☐ Single data wire, possibly also control and power wires
- Words transmitted one bit at a time
- ☐ Higher data throughput with long distances
 - Less average capacitance, so more bits per unit of time
- ☐ Cheaper, less bulky
- ☐ More complex interfacing logic and communication protocol
 - Sender needs to decompose word into bits
 - Receiver needs to recompose bits into word
 - Control signals often sent on same wire as data increasing protocol complexity



D. Raskovic: EE444/645 - Spring 2017

SET 5

14

Wireless communication

- □ Infrared (IR)
 - Electronic wave frequencies just below visible light spectrum
 - Diode emits infrared light to generate signal
 - Infrared transistor detects signal, conducts when exposed to infrared light
 - Cheap to build
 - Need line of sight, limited range
- □ Radio frequency (RF)
 - Electromagnetic wave frequencies in radio spectrum
 - Analog circuitry and antenna needed on both sides of transmission
 - Line of sight not needed, transmitter power determines range



Error detection and correction

- Often part of bus protocol
- ☐ Error detection: ability of receiver to detect errors during transmission
- □ Error correction: ability of receiver and transmitter to cooperate to correct problem
 - Typically done by acknowledgement/retransmission protocol and/or
 - Use of error correcting codes
- □ Bit errors: a single bit is inverted
- Burst errors: consecutive bits received incorrectly
- ☐ Parity: extra bit sent with word used for error detection
 - Odd parity, even parity
 - Always detects single bit errors, but not all burst bit errors
- ☐ Checksum: extra word sent with data packet of multiple words
 - e.g., extra word contains XOR sum of all data words in packet



D. Raskovic: EE444/645 - Spring 2017

SET 5

16

Serial protocols: I²C


- □ I²C (Inter-IC)
 - Two-wire serial bus protocol developed by Philips Semiconductors
 - Enables peripheral ICs to communicate using simple communication hardware
 - Data transfer rates of up to 100 kbits/s and 7-bit addressing in normal mode.
 - 3.4 Mbits/s and 10-bit addressing in fast-mode
 - Common devices capable of interfacing to I²C bus:
 - ☐ EPROMS, Flash, and some RAM memory, real-time clocks, watchdog timers, many sensors, and microcontrollers






18

I²C bus structure




I²C Bus






I2C - An Example



Determine the data bits in the I2C waveform shown:





D. Raskovic: EE444/645 - Spring 2017

SET 5


20

Serial protocols: CAN

- □ CAN (Controller area network)
 - Protocol for real-time applications
 - Developed by Robert Bosch GmbH
 - Originally for communication among components of cars
 - Applications now using CAN include:
 - elevator controllers, copiers, telescopes, production-line control systems, and medical instruments
 - Data transfer rates up to 1 Mbit/s and 11-bit addressing
 - Actual physical design of CAN bus not specified in protocol
 - □ Requires devices to transmit/detect dominant and recessive signals to/from bus
 - □ e.g., '1' = dominant, '0' = recessive if single data wire used
 - Bus guarantees dominant signal prevails over recessive signal if asserted simultaneously
 - Bosh holds patents, manufacturers pay license fees to Bosh
 - □ Still relatively inexpensive



CAN bit timing





D. Raskovic: EE444/645 - Spring 2017

SET 5

22

Serial protocols: LIN

- Local Interconnection Network
- ☐ Started by 5 carmakers and Motorola as a low-cost companion to CAN
- ☐ Technical specifications:
 - Low cost single-wire implementation (enhanced ISO 9141)
 - Speed up to 20Kbit/s (limited for EMI-reasons)
 - Single Master / Multiple Slave Concept
 - No arbitration necessary
 - Low cost silicon implementation based on common UART interface hardware
 - ☐ Almost any microcontroller has necessary hardware on chip
 - Self synchronization without crystal or ceramics resonator in the slave nodes
 - □ Significant cost reduction of hardware platform
 - Guaranteed latency times for signal transmission (Predictability)





Serial protocols: FireWire

- ☐ FireWire (a.k.a. IEEE 1394)
 - High-performance serial bus developed by Apple Computer Inc.
 - Designed for interfacing independent electronic components
 - □ e.g., desktop (network), scanner, camera, external hard drive
 - Data transfer rates from 12.5 to 400 (800) Mbits/s, 64-bit addressing
 - Plug-and-play capabilities
 - Packet-based layered design structure
 - Capable of supporting a LAN similar to Ethernet
 - ☐ 64-bit address:
 - 10 bits for network ids, 1023 subnetworks
 - 6 bits for node ids, each subnetwork can have 63 nodes
 - 48 bits for memory address, each node can have 281 terabytes of distinct locations





D. Raskovic: EE444/645 - Spring 2017

SET 5

24

Serial protocols: USB

- USB (Universal Serial Bus)
 - 2 data rates:
 - □ 12 Mbps for increased bandwidth devices
 - 1.5 Mbps for lower-speed devices (joysticks, game pads)
 - Tiered star topology can be used
 - One (or more) USB device (hub) connected to PC
 - hub can be embedded in devices like monitor, printer, or keyboard or can be standalone
 - Multiple USB devices can be connected to hub
 - Up to 127 devices can be connected like this
 - USB host controller
 - Manages and controls bandwidth and driver software required by each peripheral
 - Dynamically allocates power downstream according to devices connected/disconnected
 - USB2 480 Mbps ("Hi-Speed")
 - USB3 3.2 Gbps after protocol overhead ("SuperSpeed")





Serial Bus Standards - examples

Characteristic	FireWire (IEEE 1394, 1394b)	USB 2.0
Bus type	I/O	I/O
Basic data bus width	4	2
Clocking	Asynchronous	Asynchronous
Theoretical peak bandwidth	50 MB/sec (FW 400) 100 MB/sec (FW 800)	0.2 MB/sec (low speed) 1.5 MB/sec (full speed) 60 MB/sec (high speed)
Hot pluggable	Yes	Yes
Maximum number of devices	63	127
Maximum bus length	4.5 m	5 m



D. Raskovic: EE444/645 - Spring 2017

SET 5

26

Parallel protocols - examples

- PCI Bus (Peripheral Component Interconnect)
 - High performance bus originated at Intel in the early 1990's
 - Standard adopted by industry and administered by PCISIG (PCI Special Interest Group)
 - Interconnects chips, expansion boards, processor memory subsystems
 - Data transfer rates of 127.2 to 508.6 Mbits/s and 32-bit addressing
 - □ Later extended to 64-bit while maintaining compatibility with 32-bit schemes
 - Synchronous bus architecture
 - Multiplexed data/address lines
- Many IC design companies have their own bus protocol
 - ARM Bus
 - ☐ Designed and used internally by ARM Corporation
 - ☐ Interfaces with ARM line of processors
 - □ Data transfer rate is a function of clock speed
 - 32-bit addressing
 - MSP430 variable width bus,
 - Etc.



Wireless protocols: IrDA

☐ IrDA

- Protocol suite that supports short-range point-to-point infrared data transmission
- Created and promoted by the Infrared Data Association (IrDA)
- Data transfer rate of 9.6 kbps and more:
 - ☐ SIR, MIR, FIR, VFIR, UFIR, and Giga-IR
 - ☐ Giga-IR up to 1 Gbps
- IrDA hardware deployed in notebook computers, printers, PDAs, digital cameras, public phones, cell phones since '90s
- Lack of suitable drivers has slowed use by applications
- Making a comeback:
 - ☐ IrSimple transfer a cell phone image in less than 1 second
 - Less expensive than Bluetooth
 - No security issues
- MSP430 supports it





D. Raskovic: EE444/645 - Spring 2017

SET 5

28

Wireless protocols: Bluetooth

Bluetooth

- Global standard for wireless connectivity
- Based on low-cost, short-range radio link
- Connection established when within ~10 meters of each other
- No line-of-sight required
 - □ e.g., Connect to printer in another room





Wireless protocols: Bluetooth

- □ IEEE 802.15.1
- □ 2.4 GHz radio spectrum (2402 2480 MHz), worldwide
- □ Spread spectrum frequency hopping, full-duplex signal at up to 1600 hops per second
- Intervals between hops are 1 MHz wide, 79 frequencies in total
- One master can manage up to seven slaves
- Different data rates in different versions of standards
 - 1 Mbps in v1.1 and v1.2 (in practice: ~720 kbps)
 - 3 Mbps with EDR in v2.0 (in practice: ~2.1 Mbps)
- □ v2.1 lower power consumption in the sniff low-power mode
 - Added NFC pairing
- □ v3.0 (2009) use Bluetooth link for negotiation and 802.11 for (optional) high-speed data connection (24 Mbps). It was planned to use UWB for speeds of up to 480 Mbps
- □ v4.0 Smart (2010) includes Classic, Low Energy, and High Speed



D. Raskovic: EE444/645 - Spring 2017

SET 5

30

Bluetooth Low Energy (BLE)

- □ Aimed at healthcare, fitness, security, and home entertainment
 - Many profiles defined (Glucose, Blood pressure, Location and navigation, Find me profile, etc.)
- □ Same 2.4 GHz ISM band, but simpler modulation
- Most phones have it (iPhone 4s+, Samsung Galaxy S3+, etc.)



Classic v. Low Energy

	Classic Bluetooth	
Technical Specification	technology	BLE technology
Distance/Range	100 m (330 ft)	50 m (160 ft)
Over the air data rate	1–3 Mbit/s	1 Mbit/s
Application throughput	0.7–2.1 Mbit/s	0.27 Mbit/s
Active slaves	7	Not defined; implementation dependent
Latency (from a non- connected state)	Typically 100 ms	6 ms
Total time to send data (det.battery life)	100 ms	3 ms, <3 ms
Voice capable	Yes	No
Network topology	Scatternet	Star-bus
Power consumption	1 as the reference	0.01 to 0.5 (depending on use case)
Peak current consumption	<30 mA	<15 mA
Service discovery	Yes	Yes
Profile concept	Yes	Yes



D. Raskovic: EE444/645 - Spring 2017

SET 5

32

Wireless protocols: ZigBee

- □ IEEE 802.15.4
- Low-cost and very-low-power wireless connectivity at transmission distances between 10-75 meters
- Features
 - Data rates: 250 kbps, 40 kbps, or 20 kbps.
 - 255 devices per network.
 - Radio interface:
 - ☐ 2.4GHz ISM band (Global, 16 channels) 250 kbps
 - □ 915MHz (Americas, 10 ch) 40 kbps
 - □ 868MHz band (Europe, 1 ch) 20 kbps
 - Support for critical latency devices, such as joysticks.
 - Automatic network establishment by the coordinator.
 - Fully handshaked protocol for transfer reliability.
 - Power management to ensure low power consumption.





ZigBee v. classic Bluetooth

Parameter	Zigbee	Bluetooth
Frequency band	2.4 GHz	2.4 GHz
Modulation technique	Direct Sequence Spread Spectrum (DSSS)	Frequency Hopping Spread Spectrum (FHSS)
Protocol stack size	4- 32 KB	250 KB
Battery changes	Rare	Intended for frequent recharges
Max bandwidth	250 Kb/s	750 Kb/s
Max range	up to 70 meters	1 – 100 meters
Typical network join time	30 ms	3 sec
Network size	65536	8

ZigBee

- Bluetooth
- Smaller packets over large network
- Mostly Static networks with many, infrequently used devices
- Home automation, toys, remote controls, etc.
- Larger packets over small network
- Ad-hoc networks
- File transfer
- Screen graphics, pictures, hands-free audio, Mobile phones, headsets, PDAs, etc.



D. Raskovic: EE444/645 - Spring 2017

SET 5

35

USART Peripheral Interface in MSP430

- □ Older chips: USART Two modes of operation:
 - UART Asynchronous, or
 - SPI Synchronous
- ☐ Newer chips: USCI (Universal Serial Communication Interface)
 - UART/LIN/IrDA/SPI (Module(s) A)
 - I²C/SPI (Module(s) B)

asynchronous transmission,

electronic communication between digital devices, as two separate computers that run at different speeds, that requires start and stop bits for each character transmitted.

□ For example:


- MSP430x44x USART0 + USART1
- MSP430FG4619 USART + USCI



Serial Communication Background



- The EIA standard RS-232-C in 1969 (EIA-232)
- Commonly known as RS-232, a standard for serial binary communications between a DTE (Data Terminal Equipment, i.e., computer, terminal) and a DCE (Data Communication Equipment, i.e., modem).
 - DTE, DCE use different pins to send/receive data
 - Problem today: what is a PDA? What is a GPS? DTE or DCE?
 - One solution: use the oscilloscope and check!




D. Raskovic: EE444/645 - Spring 2017

SET 5

37

Serial Communication Background, Cont'd

- ☐ As a connector, the standard recommended a D-Subminiature 25pin connector (one of the largest connectors you can find today ©)
- D-Subminiature (or D-Sub):
 - Invented by Cannon
 - Part numbering: DsNg, where
 - s shell size (A=15, B=25, C=37, D=50, E=9 pins)
 - \square N the actual number of pins (see above)
 - □ g gender (M for Male, F for Female)
 - For example, DB9M or DB9F, much more commonly used for RS232






SET 5

Serial Communication Background

- Originally,
 - Logic one defined as a negative voltage (-3 V ÷ -25 V), MARK
 - Logic zero defined as a positive voltage (+3 V ÷ +25 V), SPACE
- More common voltage levels today: ±5 V,±10 V,±12 V, and ±15 V, depending on device's power supply
- Voltage levels
 - common ground very important
- ☐ Compare this with TTL and CMOS logic levels



- * Transmitter
- ** Receiver
- ☐ Originally, defined with (for today's standards):
 - Huge voltage swing for 0 and 1 representation (max ±25 V)
 - Short cables (50 ft)
 - Enormous connector (25-pin), etc



D. Raskovic: EE444/645 - Spring 2017

SET 5

39


ASCII Table

								Remen	nber
					$b_6b_5b_4$ (c	olumn)		1	
$b_3b_2b_1b_0$	Row (hex)	000 0	001 1	010 2	011	100	101 5	110 6	111 7
0000	0	NUL	DLE	(SP)	(0)	@ /	Р	,	<u></u> р
0001	1	SOH	DC1	!	1	(A)	Q	(a)	q
0010	2	STX	DC2	"	2	В	R	b	r
0011	3	ETX	DC3	#	3	C	S	С	S
0100	4	EOT	DC4	\$	4	D	T	d	t
0101	5	ENQ	NAK	%	5	Е	U	e	u
0110	6	ACK	SYN	&	6	F	V	f	V
0111	7	BEL	ETB	,	7	G	W	g	W
1000	8	BS	CAN	(8	Н	X	h	X
1001	9	HT	EM)	9	1	Υ	i	У
1010	A	LF	SUB	*	:	J	Z	j	Z
1011	В	VT	ESC	+	;	K	[k	{
1100	C	FF	FS	,	<	L	\	1	
1101	D	CR	GS	-	=	M]	m	}
1110	E	SO	RS		>	Ν	\wedge	n	~
1111	F	SI	US	/	?	0		0	DEL



Parallel v. Serial

An example: parallel transmission of ASCII "W" (odd parity)






D. Raskovic: EE444/645 - Spring 2017

SET 5

41

Parallel v. Serial

☐ An example: serial transmission of ASCII "W" (odd paritv)



	PARALLEL	SERIAL
Lines Required	One line/bit	Single line
Bit Sequence	On all lines at same time	One bit following another
Speed	Faster	Slower ?
Transmission line length	Usually a short distance	Both long and short distances
Cost	More expensive	Less expensive
Critical Characteristic	Time relationship of bits	Needs start, stop bit



SET 5

Serial Communication Background, Cont'd

- ☐ For a microcontroller with a Vcc of 3 V or less, you might need a "shifter" to adjust signal levels so that it can talk to other serial devices
- ☐ Typically implemented using one of the RS232 transceiver chips





PC, GPS, older equipment, etc.

Microcontroller interface

□ Typical speeds: 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, ...



D. Raskovic: EE444/645 - Spring 2017

SET 5

43

Universal Serial Communications Interface

- USCI_Ax modules support:
 - UART mode
 - Pulse shaping for IrDA communications
 - Automatic baud-rate detection for LIN communications
 - SPI mode
- USCI_Bx modules support:
 - I2C mode
 - SPI mode

				USCI		
Device	Flash (KB)	SRAM (KB)	Timer_A ⁽¹⁾	Timer_B ⁽²⁾	Channel A: UART/IrDA/ SPI	Channel B: SPI/I ² C
MSP430F5438A	256	16	5, 3	7	4	4



USCI UART Mode

■ UART mode features include:

- 7- or 8-bit data with odd, even, or non-parity
- Independent transmit and receive shift registers
- Separate Tx and Rx buffer registers
- LSbit-first data transmit and receive (MSbit also possible)
- Built-in support for multiprocessor systems
- Auto-wake up from LPMx modes
- Programmable baud rate with modulation for fractional baud rate support
- Status flags for error detection/suppression and address detection
- Independent interrupt capability for receive and transmit
- Also can be configured for IrDA and LIN functionality




D. Raskovic: EE444/645 - Spring 2017

SET 5

45

USCI UART Mode




More UART features:

- Asynchronous modes, including Idle line/Address bit protocols
- Full Duplex
- Programmable internal or external baud generation
- Clock polarity and clock phase control
- De-glitch suppression
- Parity Generation / Detection
- Frame, Parity and Over-run error detection (suppression)



SET 5




Character format

ST D0 ●●● D6 D7 AD PA SP SP SP Space

[2nd Stop Bit, SP = 1]
[Parity Bit, PENA = 1]
[Address Bit, MM = 1]
[Optional Bit, Condition]

Considerations for Software / Hardware UART Solution.




Edge Detect for Start Bit



SET 5

48

UART Baud Rate Generation





D. Raskovic: EE444/645 - Spring 2017

SET 5

54

Baud Rate Timing – 2xx, 5xx/6xx

$$N = \frac{f_{BRCLK}}{Baudrate}$$
 Clock source


- ☐ Two modes of operation:
 - □ Low-frequency baud-rate generation (UCOS16 in UCAxMCTL == 0)
 - Oversampling baud-rate generation (UCOS16 in UCAxMCTL == 1)
- □ Low-frequency mode
 - Use with low frequency sources
 - Set the integer portion of the divisor: UCBRx = INT(N)
 - Set the fractional portion: UCBRSx = round[(N INT(N)) × 8]
 - Modulation pattern:

	UCBRSx	Bit 0 (Start Bit)	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
_	0	0	0	0	0	0	0	0	0
	1	0	1	0	0	0	0	0	0
	2	0	1	0	0	0	1	0	0
	3	0	1	0	1	0	1	0	0
	4	0	1	0	1	0	1	0	1
	5	0	1	1	1	0	1	0	1
	6	0	1	1	1	0	1	1	1
	7	0	1	1	1	1	1	1	1
100	1 1 1 1 1 C C								35.1.3

D. Raskovic: EE444/645 - Spring 2017

OE I D

Baud Rate Timing - 5xx/6xx





D. Raskovic: EE444/645 - Spring 2017

SET 5

59

Baud Rate Timing - Oversampling Mode

- ☐ Uses one prescaler and one modulator to generate the clock that is 16x faster than the BITCLK (BITCLK16)
 - This stage can be bypassed
- □ Additional stage is used to generate BITCLK from BITCLK16
- ☐ The maximum USCI baud rate is 1/16 of the source clock
- □ Setting:
 - Set the prescaler to: UCBRx = INT(N/16)
 - Set the first stage modulator to: UCBRFx = round([(N/16) INT(N/16)] × 16)
 - Use UCBRSx (values 0 7) if you need more precision



Oversampling bit timing

- Here's how to calculate the error:
 - The length of bit i:

$$T_{\text{bit,TX}}[i] = \frac{1}{f_{\text{BRCLK}}} \left((16 + m_{\text{UCBRSx}}[i]) \times \text{UCBRx} + \sum_{j=0}^{15} m_{\text{UCBRFx}}[j] \right)$$

■ The end-of-bit time is then:

$$\mathbf{t}_{\mathsf{bit},\mathsf{TX}}[\mathsf{i}] = \sum_{\mathsf{j}\,=\,0}^\mathsf{i}\,\mathsf{T}_{\mathsf{bit},\mathsf{TX}}[\mathsf{j}]$$

The ideal end-of-bit time is:

$$t_{bit,ideal,TX}[i] = (1/Baudrate)(i + 1)$$

■ An error, normalized to one ideal bit time (1/baudrate) is:

$$Error_{TX}[i] = (t_{bit,TX}[i] - t_{bit,ideal,TX}[i]) \times Baudrate \times 100\%$$

To reduce error, you might have to inc/dec UCBRFx




D. Raskovic: EE444/645 - Spring 2017

SET 5

62

Baud Rate Timing – Receive Error



- ☐ Additional error on a receiving side:
 - between a start edge occurring and the start edge being accepted by the USART.



Table 34-4. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 0

BRCLK Frequency (Hz)	Baud Rate (baud)	HCBRY HCBRSY HCBRFY			Maximum RX Error (%)			
32,768	1200	27	2	0	-2.8	1.4	-5.9	2.0
32,768	2400	13	6	0	-4.8	6.0	-9.7	8.3
32,768	4800	6	7	0	-12.1	5.7	-13.4	19.0
32,768	9600	3	3	0	-21.1	15.2	-44.3	21.3
1,000,000	9600	104	1	0	-0.5	0.6	-0.9	1.2
1,000,000	19200	52	0	0	-1.8	0	-2.6	0.9
1,000,000	38400	26	0	0	-1.8	0	-3.6	1.8
1,000,000	57600	17	3	0	-2.1	4.8	-6.8	5.8
1,000,000	115200	8	6	0	-7.8	6.4	-9.7	16.1
1,048,576	9600	109	2	0	-0.2	0.7	-1.0	8.0
1,048,576	19200	54	5	0	-1.1	1.0	-1.5	2.5
1,048,576	38400	27	2	0	-2.8	1.4	-5.9	2.0
1,048,576	57600	18	1	0	-4.6	3.3	-6.8	6.6
1,048,576	115200	9	1	0	-1.1	10.7	-11.5	11.3
4,000,000	9600	416	6	0	-0.2	0.2	-0.2	0.4
4,000,000	19200	208	3	0	-0.2	0.5	-0.3	0.8
4,000,000	38400	104	1	0	-0.5	0.6	-0.9	1.2
4,000,000	57600	69	4	0	-0.6	8.0	-1.8	1.1
4,000,000	115200	34	6	0	-2.1	0.6	-2.5	3.1
4,000,000	230400	17	3	0	-2.1	4.8	-6.8	5.8
4,194,304	9600	436	7	0	-0.3	0	-0.3	0.2



D. Raskovic: EE444/645 - Spring 2017

SET 5

67

Table 34-4. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 0 (continued)

		,		, a	,		• (•••••••	,
BRCLK Frequency (Hz)	Baud Rate (baud)	UCBRx	UCBRSx	UCBRFx		TX Error %)		RX Error 6)
4,194,304	19200	218	4	0	-0.2	0.2	-0.3	0.6
4,194,304	57600	72	7	0	-1.1	0.6	-1.3	1.9
4,194,304	115200	36	3	0	-1.9	1.5	-2.7	3.4
8,000,000	9600	833	2	0	-0.1	0	-0.2	0.1
8,000,000	19200	416	6	0	-0.2	0.2	-0.2	0.4
8,000,000	38400	208	3	0	-0.2	0.5	-0.3	8.0
8,000,000	57600	138	7	0	-0.7	0	-0.8	0.6
8,000,000	115200	69	4	0	-0.6	0.8	-1.8	1.1
8,000,000	230400	34	6	0	-2.1	0.6	-2.5	3.1
8,000,000	460800	17	3	0	-2.1	4.8	-6.8	5.8
8,388,608	9600	873	7	0	-0.1	0.06	-0.2	0,1
8,388,608	19200	436	7	0	-0.3	0	-0.3	0.2
8,388,608	57600	145	5	0	-0.5	0.3	-1.0	0.5
8,388,608	115200	72	7	0	-1.1	0.6	-1.3	1.9
12,000,000	9600	1250	0	0	0	0	-0.05	0.05
12,000,000	19200	625	0	0	0	0	-0.2	0
12,000,000	38400	312	4	0	-0.2	0	-0.2	0.2
12,000,000	57600	208	2	0	-0.5	0.2	-0.6	0.5
12,000,000	115200	104	1	0	-0.5	0.6	-0.9	1.2
12,000,000	230400	52	0	0	-1.8	0	-2.6	0.9
12,000,000	460800	26	0	0	-1.8	0	-3.6	1.8
16,000,000	9600	1666	6	0	-0.05	0.05	-0.05	0.1
X T WHI								

UNIMERSITY OF ALASKA
FAIRBANKS

SET 5

Table 34-5. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 1

BRCLK Frequency (Hz)	Baud Rate (baud)	UCBRx	UCBRSx	UCBRFx		Maximum TX Error (%)		Maximum RX Error (%)	
1,000,000	9600	6	0	8	-1.8	0	-2.2	0.4	
1,000,000	19200	3	0	4	-1.8	0	-2.6	0.9	
1,048,576	9600	6	0	13	-2.3	0	-2.2	8.0	
1,048,576	19200	3	1	6	-4.6	3.2	-5.0	4.7	
4,000,000	9600	26	0	1	0	0.9	0	1.1	
4,000,000	19200	13	0	0	-1.8	0	-1.9	0.2	
4,000,000	38400	6	0	8	-1.8	0	-2.2	0.4	
4,000,000	57600	4	5	3	-3.5	3.2	-1.8	6.4	
4,000,000	115200	2	3	2	-2.1	4.8	-2.5	7.3	
4,194,304	9600	27	0	5	0	0.2	0	0.5	
4,194,304	19200	13	0	10	-2.3	0	-2.4	0.1	
4,194,304	57600	4	4	7	-2.5	2.5	-1.3	5.1	
4,194,304	115200	2	6	3	-3.9	2.0	-1.9	6.7	
8,000,000	9600	52	0	1	-0.4	0	-0.4	0.1	
8,000,000	19200	26	0	1	0	0.9	0	1.1	
8,000,000	38400	13	0	0	-1.8	0	-1.9	0.2	
8,000,000	57600	8	0	11	0	0.88	0	1.6	
8,000,000	115200	4	5	3	-3.5	3.2	-1.8	6.4	
8,000,000	230400	2	3	2	-2.1	4.8	-2.5	7.3	
8,388,608	9600	54	0	10	0	0.2	-0.05	0.3	
8,388,608	19200	27	0	5	0	0.2	0	0.5	




D. Raskovic: EE444/645 - Spring 2017

SET 5

69

USCI Interrupts

- □ Single interrupt vector, shared by Tx and Rx
- □ USCI Ax and USCI Bx do not share the same interrupt vector
- □ UCTXIFG is set to indicate that UCAxTXBUF is empty (ready to accept another character)
 - If the corresponding UCTXIE bit is set and global interrupts are enabled, an interrupt is generated
- UTXIFGx is reset if a character is written to UxTXBUF






SET 5

72

USCI Receive Interrupts

- UCRXIFG set to indicate that a character is received and loaded into UCAxRXBUF
 - If UCRXIE is set and global interrupts are enabled (GIE), an interrupt is generated
- □ UCRXIFG and UCRXIE are reset on PUC or when UCSWRST = 1
- □ UCRXIFG is reset when UCAxRXBUF is read




Automatic Error Detection

- ☐ Glitch supression
- □ Detecting following errors:
 - Framing a low stop bit is detected UCFE flag set
 - Parity UCPE bit set
 - Break condition all data, parity, and stop bits are low, and
 USCI is not in the automatic baud-rate mode UCBRK bit set
 - Receive overrun character in UCAxRXBUF overwritten UCOE bit set



UCSI and Low-Power Modes

- ☐ If the MSP430 is in LPM, UCSI automatically activates the source clock when needed
- ☐ Glitch suppression prevents the accidental start (any low level on URXDx shorter than approximately 150 ns will be ignored)






D. Raskovic: EE444/645 - Spring 2017


SET 5

74

Automatic Baud-Rate Detection




- Break must be more than 10 and less than 21 zeros
- ☐ Synch byte is 0x55



- When UCDORM = 1, characters are received but not transferred into the buffer, until a break/synch is detected. The following character is transferred to the buffer
 - To keep receiving data, the user must reset UCDORM
- For LIN conformance, the character format should be set to eight data bits, LSB first, no parity, and one stop bit.



IrDA



- ☐ The encoder sends a pulse for every zero bit in the transmit bit stream coming from the UART
- ☐ The standard requires 3/16 pulse duration
 - Use the BITCLK16 and set the length to 6 half-cycles
- ☐ For detection, MSP employs one analog deglitch filter and optionally, an additional programmable digital filter



D. Raskovic: EE444/645 - Spring 2017

SET 5

76

USART Registers

- Control and Status Registers (UART mode)
 - □ USCI Ax Control Word
 - □ USCI Ax Baud Rate Control Word
 - USCI Ax Modulation Control
 - USCI Ax Status
 - USCI Ax Receive Buffer
 - USCI Ax Transmit Buffer
 - USCI Ax Auto Baud Rate Control
 - USCI Ax IrDA Control
 - USCI_Ax Interrupt Control
 - USCI_Ax Interrupt Vector
- One group for each USCI_A



USCI_Ax Control Register 0 (UCAxCTL0)

7	6		5	4	3	2	1	0
UCPEN	UCPA	٩R	UCMSB	UC7BIT	UCSPB	UCN	IODEx	UCSYNC=0
rw-0	rw-0)	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
UCPEN	Bit 7	Parity enable						
		0	Parity disabled					
		1			rated (UCAxTXD) a s bit is included in			ess-bit
UCPAR	Bit 6	Parity	y select. UCPAR i	s not used when p	parity is disabled.			
		0	Odd parity					
		1	Even parity					
UCMSB	Bit 5	MSB	first select. Contro	ols the direction o	f the receive and t	ransmit shift regi	ster.	
		0	LSB first					
		1	MSB first					
UC7BIT	Bit 4	Char	acter length. Sele	cts 7-bit or 8-bit c	haracter length.			
		0	8-bit data					
		1	7-bit data					
UCSPB	Bit 3	Stop	bit select. Numbe	r of stop bits.				
		0	One stop bit					
		1	Two stop bits					
UCMODEx	Bits 2-1	USC	I mode. The UCM	ODEx bits select	the asynchronous	mode when UCS	SYNC = 0.	
		00	UART mode					
		01	Idle-line multipro	ocessor mode				
		10	Address-bit mul	tiprocessor mode				
		11	UART mode wit	h automatic baud	-rate detection			
UCSYNC	Bit 0	Sync	hronous mode en	able				
		0	Asynchronous n	node				
		1	Synchronous m	ode				



D. Raskovic: EE444/645 - Spring 2017

SET 5

78

USCI_Ax Control Register 1 (UCAxCTL1)

7	6		5	4	3	2	1	0
UC	SSELx		UCRXEIE	UCBRKIE	UCDORM	UCTXADDR	UCTXBRK	UCSWRST
rw-0	rw-0)	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1
UCSSELx	Bits 7-6	USCI	l clock source sel	ect. These bits sel	ect the BRCLK so	ource clock.		
		00	UCAxCLK (exte	ernal USCI clock)				
		01	ACLK					
		10	SMCLK					
		11	SMCLK					
UCRXEIE	Bit 5	Rece	ive erroneous-ch	aracter interrupt ei	nable			
		0	Erroneous char	racters rejected an	d UCRXIFG is no	ot set.		
		1	Erroneous char	racters received se	et UCRXIFG.			
UCBRKIE	Bit 4	Rece	ive break charac	ter interrupt enable	9			
		0	Received break	characters do no	t set UCRXIFG.			
		1	Received break	characters set U	CRXIFG.			
UCDORM	Bit 3	Dorm	nant. Puts USCI ii	nto sleep mode.				
		0	Not dormant. A	II received charact	ters set UCRXIFG) .		
		1				idle-line or with ac combination of a b		
UCTXADDR	Bit 2		smit address. Ne processor mode.	kt frame to be trans	smitted is marked	as address, depe	nding on the sele	cted
		0	Next frame tran	nsmitted is data.				
		1	Next frame tran	nsmitted is an addr	ess.			
UCTXBRK	Bit 1	baud	-rate detection, 0		n into UCAxTXBl	ne transmit buffer. JF to generate the		
		0	Next frame tran	nsmitted is not a bi	eak.			
		1	Next frame tran	nsmitted is a break	or a break/synch	l.		
UCSWRST	Bit 0	Softw	vare reset enable					
		0	Disabled. USC	I reset released for	r operation.			
		1	Enabled, USCI	logic held in reset	state.			

Baud rate and modulation registers

USCI_Ax Baud Rate Control Register 0 (UCAxBR0)

7	6	5	4	3	2	1	0		
	UCBRx - low byte								
rw	rv rv rv rv rv rv rv								

USCI_Ax Baud Rate Control Register 1 (UCAxBR1)

7	6	5	4	3	2	1	0		
	UCBRx - high byte								
rw	rw	rw	rw	rw	rw	rw	rw		

UCBRx Clock prescaler setting of the baud-rate generator. The 16-bit value of (UCAxBR0 + UCAxBR1 × 256) forms the prescaler value UCBRx.

USCI_Ax Modulation Control Register (UCAxMCTL)

7	6	5	4	3	2	1	0			
		UCBRFx			UCBRSx		UCOS16			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0			
UCBRFx	Bits 7-4		st modulation stage select. These bits determine the modulation pattern for BITCLK16 when UCOS16 = 1. ored with UCOS16 = 0. Table 26-3 shows the modulation pattern.							
UCBRSx	Bits 3-1	Second modulation state the modulation pattern		bits determine the	e modulation patter	n for BITCLK. Tal	ole 26-2 shows			
UCOS16	Bit 0	Oversampling mode er	nabled							
		0 Disabled								
		1 Enabled								



D. Raskovic: EE444/645 - Spring 2017

SET 5

SET 5

80

USCI_Ax Status Register (UCAxSTAT)

USCI transmitting or receiving

7	6		5	4	3	2	1	0	
UCLISTEN	UCF	E	UCOE	UCPE	UCBRK	UCRXERR	UCADDR/ UCIDLE	UCBUSY	
rw-0	rw-(0	rw-0	rw-0	rw-0	rw-0	rw-0	r-0	
UCLISTEN	Bit 7	Liste	n enable. The UC	LISTEN bit select	s loopback mode.				
		0	Disabled						
		1	Enabled, UCAx	TXD is internally f	ed back to the red	ceiver.			
UCFE	Bit 6	Fram	ning error flag						
		0	No error						
		1	Character recei	ved with low stop	bit				
UCOE	Bit 5	chara	Overrun error flag. This bit is set when a character is transferred into UCAxRXBUF before the previous haracter was read. UCOE is cleared automatically when UCxRXBUF is read, and must not be cleared by oftware. Otherwise, it does not function correctly.						
		0	No error						
		1	Overrun error o	ccurred.					
UCPE	Bit 4	Parity	y error flag. When	UCPEN = 0, UC	PE is read as 0.				
		0	No error						
		1	Character recei	ved with parity err	or				
UCBRK	Bit 3	Brea	k detect flag						
		0	No break condi	tion					
		1	Break condition	occurred.					
UCRXERR	Bit 2					ived with error(s). R is cleared when			
		0	No receive erro	rs detected					
		1	Receive error d	etected					
UCADDR	Bit 1	Addr	ess received in ac	ldress-bit multipro	cessor mode. UC	ADDR is cleared v	vhen UCAxRXBU	F is read.	
		0	Received chara	cter is data.					
		1	Received chara	cter is an address	i.				
UCIDLE		Idle I	ine detected in idl	e-line multiproces	sor mode. UCIDLI	E is cleared when	UCAxRXBUF is r	ead.	
		0	No idle line dete	ected					
		1	Idle line detecte	ed					
UCBUSY	Bit 0	USC	I busy. This bit inc	dicates if a transm	it or receive opera	ation is in progress	i.		
		0	USCI inactive						

Buffer Registers

USCI_Ax Receive Buffer Register (UCAxRXBUF)



UCRXBUFx Bit

Bits 7-0

The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCAXRXBUF resets the receive-error bits, the UCADDR or UCIDLE bit, and UCRXIFG. In 7-bit data mode, UCAXRXBUF is LSB justified and the MSB is always reset.

Reading resets the receive-interrupt flag

USCI_Ax Transmit Buffer Register (UCAxTXBUF)

7	6	5	4	3	2	1	0	
UCTXBUFx								
rw rw rw rw rw rw rw								

UCTXBUFx Bits 7-0

The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted on UCAxTXD. Writing to the transmit data buffer clears UCTXIFG. The MSB of UCAxTXBUF is not used for 7-bit data and is reset.

Transmitting sets the transmit-interrupt flag



D. Raskovic: EE444/645 - Spring 2017

SET 5

82

IrDA Registers

USCI_Ax IrDA Transmit Control Register (UCAxIRTCTL)

7	6	5	4	3	2	1	0
		UCIR	TXPLx			UCIRTXCLK	UCIREN
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
UCIRTXPLx	Bits 7-2	Transmit pulse length Pulse length t _{PULSE} = (/ (2 × f _{IRTXCLK})			
UCIRTXCLK	Bit 1	IrDA transmit pulse cl BRCLK BITCLK16 whe		Otherwise, BRCLK.			
UCIREN	Bit 0		enable decoder disabled				

USCI_Ax IrDA Receive Control Register (UCAxIRRCTL)

7	6	5	4	3	2	1	0		
		UCIR	RXFLx			UCIRRXPL	UCIRRXFE		
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0		
UCIRRXFLx	Bits 7-2		Receive filter length. The minimum pulse length for receive is given by: $_{MIN} = (UCIRRXFLx + 4) / (2 \times f_{BRCLK})$						
UCIRRXPL	Bit 1	IrDA receive input UC	IrDA receive input UCAxRXD polarity						
		0 IrDA transceive	er delivers a high p	oulse when a light	pulse is seen.				
		1 IrDA transceive	er delivers a low pu	ulse when a light p	oulse is seen.				
UCIRRXFE	Bit 0	IrDA receive filter enal	IrDA receive filter enabled						
		0 Receive filter d	isabled						
		 Receive filter e 	nabled						



USCI_Ax Auto Baud Rate Control Register (UCAxABCTL)

7	6		5	4	3	2	1	0
Re	served		UCDELIMX		UCSTOE	UCBTOE	Reserved	UCABDEN
r-0	r-0		rw-0	rw-0	rw-0	rw-0	r-0	rw-0
Reserved	Bits 7-6	Rese	erved					
UCDELIMX	Bits 5-4	Brea	k/synch delimiter	length				
		00	1 bit time					
		01	2 bit times					
		10	3 bit times					
		11	4 bit times					
UCSTOE	Bit 3	Sync	h field time out er	ror				
		0	No error					
		1	Length of syncl	n field exceeded i	measurable time.			
UCBTOE	Bit 2	Brea	k time out error					
		0	No error					
		1	Length of break	k field exceeded 2	22 bit times.			
Reserved	Bit 1	Rese	erved					
UCABDEN	Bit 0	Auto	matic baud-rate d	etect enable				
		0	Baud-rate dete	ction disabled. Le	ength of break and	synch field is not	measured.	
		1	Baud-rate detection changed accord		ngth of break and s	synch field is mea	sured and baud-r	ate settings are



D. Raskovic: EE444/645 - Spring 2017

SET 5

84

USCI_Ax Interrupt Registers

USCI_Ax Interrupt Enable Register (UCAxIE)

7	6	5	4	3	2	1	0
		Rese	erved			UCTXIE	UCRXIE
r-0	r-0	r-0	r-0	r-0	r-0	rw-0	rw-0
Reserved	Bits 7-2	Reserved	UCRXIE	Bit 0	Receive i	nterrupt enable	
UCTXIE	Bit 1	Transmit interrupt enal	ble		0 In	terrupt disabled	
		0 Interrupt disable	ed		1 In	terrupt enabled	
		1 Interrupt enable	ed				

USCI_Ax Interrupt Flag Register (UCAxIFG)

7	6	5	4	3	2	1	0
		Res	erved			UCTXIFG	UCRXIFG
r-0	r-0	r-0	r-0	r-0	r-0	rw-1	rw-0
Reserved	Bits 7-2	Reserved					
UCTXIFG	Bit 1	Transmit interrupt flag 0 No interrupt pe 1 Interrupt pendi	ending	when UCAxTXBU	JF empty.		
UCRXIFG	Bit 0	Receive interrupt flag. No interrupt pendi	ending	when UCAxRXBU	IF has received a	complete characte	er.



SET 5

USCI_Ax Interrupt Registers

USCI_Ax Interrupt Vector Register (UCAxIV)

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0	0	0	0	0	UC	IVx	0
r0	r0	r0	r-0	r-0	r-0	r-0	r0

UCIVx Bits 15-0 USCI interrupt vector value

UCAxIV Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
000h	No interrupt pending		
002h	Data received	UCRXIFG	Highest
004h	Transmit buffer empty	UCTXIFG	Lowest



D. Raskovic: EE444/645 - Spring 2017

SET 5

87

USART Initialization

- ☐ The required USART initialization/re-configuration process is:
 - Set UCSWRST (Software reset bit in UCAxCTL1 control registers)
 - ☐ This is done automatically after PUC
 - Initialize all USCI registers with UCSWRST = 1 (including UCAxCTL1)
 - Configure ports
 - Clear UCSWRST via software
 - Enable interrupts (optional) via the UCRXIE and/or UCTXIE
- □ Failure to follow this process may result in unpredictable USART behavior.



UART example – 5xx

```
void main(void)
 WDTCTL = WDTPW + WDTHOLD;
                                     // Stop WDT
                                    // P3.4,5 = USCI A0 TXD/RXD
 P3SEL = BIT4 + BIT5;
                                    // **Put state machine in reset**
 UCA0CTL1 |= UCSWRST;
 UCA0CTL1 |= UCSSEL_2;
                                     // SMCLK
 UCAOBRO = 9;
                                     // 1MHz 115200 (see User's Guide)
 UCAOBR1 = 0;
                                    // 1MHz 115200
 UCA0CTL1 &= ~UCSWRST;
                                    // **Initialize USCI state machine**
 UCA0IE |= UCRXIE;
                                     // Enable USCI A0 RX interrupt
 EINT();
                                      // Enter LPMO, interrupts enabled
 LPM0;
                                      // For debugger
// Echo back RXed character, confirm TX buffer is ready first
void USCI_A0_isr(void) __interrupt[USCI_A0_VECTOR]
 switch (UCA0IV)
 {
                                     // Vector 0 - no interrupt
 case 0:break;
                                     // Vector 2 - RXIFG
 case 2:
  while (!(UCA0IFG&UCTXIFG));
                                  // USCI_A0 TX buffer ready?
  UCAOTXBUF = UCAORXBUF;
                                     // TX -> RXed character
  break;
 case 4:break;
                                     // Vector 4 - TXIFG
 default: break;
 }
```



}

SET 5