

#### EE 444/645: Embedded Systems Design

**Low Power Operation** 

Spring 2017. Set:

Instructor: Dr. Dejan Raskovic

Power lost from the

leakage current

V – Supply voltage

#### **Power equations for CMOS logic**

 $P = ACV^2 f + \tau AVI_{\text{short}} f + VI_{\text{leak}}$ 

**Dynamic power** consumption b/c charge/discharge

A – Activity of gates

*C* – Capacitance seen

by gate's outputs

*V* – Supply voltage

f – System frequency (this term is dominant)

Power expended b/c of the short-circuit current (between V and Gnd when CMOS  $I_{leak}$  – Leakage current switches)

A – Activity of gates

 $\tau$ – Duration of  $I_{\rm short}$ 

V − Supply voltage


f – System frequency

2



## **Dynamic Operation of Logic Gates**


- Parasitic capacitance
  - Side effect of fabrication
  - Sources



- (a) A NOT gate driving another NOT gate
- □ Capacitor between the N₂ input and ground
- □ Transistors in N₁
- Metal wiring, etc.
- □ Gate capacitance

$$C_g = W \times L \times C_{ox}$$

Oxide capacitance  $C_{ox}[fF/\mu m^2]$ 



(b) The capacitive load at node A



D. Raskovic: from EE343

SET 6

### **Dynamic Operation of Logic Gates**

□ Remember MOSFET current equations?

$$I_D = k_n \frac{W}{L} \left[ \left( V_{GS} - V_T \right) \cdot V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

Time to charge a capacitor:


$$t_p = \frac{C\Delta V}{I_D} = \frac{CV_{DD}/2}{I_D}$$


 $I_D = \frac{1}{2} k_n \frac{W}{L} (V_{GS} - V_T)^2$ 

$$t_p \cong \frac{1.7C}{k_n' \frac{W}{L} V_{DD}}$$

- ☐ How can we reduce propagation delay?
  - What happens to the current, capacitance? Do we have a trade-off











### **Power Dissipation**

- ☐ There's a range of input voltages where both transistors are on
  - Short-circuit current
  - Usually negligible, but...\*
- When the output is high, the amount of energy stored is:  $CV_{DD}^2$



□ When the output changes from V<sub>DD</sub> to 0, this energy is dissipated through NMOS T.


(and same here:)



Therefore, the power (dynamic) dissipated in the inverter is defined as:

$$P_D = fCV_{DD}^2$$

Number of charge/discharge cycles per second



SET 6



D. Raskovic: from EE343

### **Power equations for CMOS logic**

9



(this term is dominant)

First reaction: reduce voltage supply Unfortunately, there's a price to be paid:

$$f_{\text{max}} \propto (V - V_{\text{threshold}})^2 / V$$

Also, reducing voltage requires reduction of threshold, which increases the leakage current:

$$I_{\text{leak}} \propto \exp\left(-qV_{\text{threshold}}/(kT)\right)$$



#### Power and energy consumption

- ☐ Term "power" is sometimes misleading, especially in battery powered devices
  - More concerned by energy, because batteries store limited amount of energy
- Other measures:
  - Energy/operation ratio, or it's inverse: MIPS/W
  - Energy × delay
  - Energy + deadline



D. Raskovic: EE444/645 - Spring 2017

SET 6

11

# How can we reduce power/energy consumption?

- □ Dynamic power consumption
  - charge/discharge of the capacitive load on each gate's output
  - frequency
- Control activity
  - reduce power supply voltage
  - reduce working frequency
  - turn off unused parts (module enables)
  - use low power modes
  - interrupt driven system
- Minimize the number of transitions
  - instruction formats, coding?



#### **Reducing power consumption**

- □ Logic
  - Clock tree (up to 30% of power)
  - Clock gating (turn off branches that are not used)
  - Half frequency clock (both edges)
  - Half swing clock (half of Vcc)
  - Asynchronous logic
- Architecture
  - Parallelism (increased area and wiring)
  - Speculation (branch prediction)
  - Memory systems
    - Memory access (dynamic)
    - Memory banks (turn off unused)
  - Buses
    - □ 32-64 address/data, (15-20% of power)
    - □ Gray Code, Code compression



D. Raskovic: EE444/645 - Spring 2017

SET 6


13


# **Reducing power consumption #2**


- Operating System
  - Finish computation "when necessary"
  - Scale the voltage
    - Application driven
    - Automatic
- □ System Architecture
  - Power efficient and specialized processing cores
  - Trade-off (+ technology)
    - □ AMD K6 / 400MHz / 64KB cache 12W
    - ☐ XScale with the same cache 450 mW @ 600 MHz (40mW@150MHz)



## The Ultra-Low-Power Concept







#### LPM3, Standby Mode (MSP430C31x)


Oscillator 32768Hz active, Real-Time Clock active via Basic Timer1, LCD drive active via LCD module,




D. Raskovic: EE444/645 - Spring 2017

SET 6

# A typical activity profile





## Low-Power Concept: Intelligent Supply Usage

Reduce the product of energy consumption:



17

18

- Reduce the operating voltage when possible
- Reduce the current consumption,
  - the DC and AC current
  - the operating frequency (if appropriate)
- Reduce the operational time of each module,
  - CPU
  - □ System
  - Peripheral Modules
- Support interrupt driven operating modes




$$Q = \sum_{i=1}^{n} Ii * ti$$

28

#### Low-Power Concept: Basic Conditions for Burst Mode

- **X** In low-power designs, the *average* current consumption determines battery life
- **#** Example:
  - Battery capacity 400 mAh
  - ☐ The application must draw less than 45.7 uA on average to provide one year of battery life (400mAh / 8760h)

1mA activity for 1ms, every second, adds 1uA to average current





### Low power / low energy issues in microcontrollers

- ☐ Average current (burst mode, etc.)
- Power-down modes
  - enabling and disabling clocks and peripherals
- ☐ The clocking system
  - instant-on clocks (are fast clocks also instant-on?)
  - when the fast clocks becomes reliable?
- Interrupts
  - event-driven rather than polling
  - interrupts for all internal peripherals plus some for external components
- Peripherals
  - ability to individually enable/disable peripherals (or on-demand)
  - interoperability of peripherals; DMA
  - peripherals controlling the clock
- □ Pin leakage
- □ Processing efficiency (8 vs. 16 bit, etc.)



#### Low power mode control

- ☐ Four bits in the Status Register control the CPU and the operation of the system clock generator:
  - CPUOff,
  - OscOff,
  - SCG0, and


SCG1	

- ☐ These four bits support discontinuous active mode (AM) requests, to limit the time period of the full operating mode
- Located in the status register
- The present state of the operating condition is saved onto the stack during an interrupt service request.
- As long as the stored status register information is not altered, the processor continues (after RETI) with the same operating mode as before the interrupt event.




D. Raskovic: EE444/645 - Spring 2017

SET 6



### Low power modes current consumption

#### 41x devices





D. Raskovic: EE444/645 - Spring 2017

SET 6

33

### Active mode - x543x

			FREQUENCY (f <sub>DCO</sub> = f <sub>MCLK</sub> = f <sub>SMCLK</sub> )											
PARAMETER	EXECUTION MEMORY	V <sub>cc</sub>	PMMCOREVx	/x 1 MHz		8 MHz		12 MHz		20 MHz		25 MHz		UNIT
	WEWORT			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I <sub>AM, Flash</sub> Flash			0	0.29	0.33	1.84	2.08							
	Floob	Flash 3.0 V	1	0.32		2.08		3.10						m ^
	Flasii		2	0.33		2.24		3.50		6.37				mA
			3	0.35		2.36		3.70		6.75		8.90	9.60	
			0	0.17	0.19	0.88	0.99							
	DAM	201/	1	0.18		1.00		1.47						1
I <sub>AM, RAM</sub>	RAM	RAM 3.0 V	2	0.19		1.13		1.68		2.82				mA
			3	0.20		1.20		1.78		3.00		4.50	4.90	



#### Low power modes – x543x

	DADAMETED	.,	-40°C 25°C 60°C		DMMCODEV	0°C 25°C 60°C		25°C		85°	,C			
PARAMETER		V <sub>cc</sub>	PMMCOREVx	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNIT		
i	Low-power	2.2 V	0	69	93	69	93	69	93	69	93			
I <sub>LPM0,1MHz</sub> mode 0 <sup>(3)</sup> (4)		3.0 V	3	73	100	73	100	73	100	73	100	μA		
	Low-power	2.2 V	0	11	15.5	11	15.5	11	15.5	11	15.5			
I <sub>LPM2</sub>	mode 2 <sup>(5)</sup> (4)	3.0 V	3	11.7	17.5	11.7	17.5	11.7	17.5	11.7	17.5	μA		
			0	1.4		1.7		2.6		6.6				
		2.2 V	1	1.5		1.8		2.9		9.9				
			2	1.5		2.0		3.3		10.1		l		
I <sub>LPM3,XT1LF</sub>	Low-power mode 3, crystal mode <sup>(6)</sup> (4)		0	1.8		2.1	2.4	2.8		7.1	13.6	μΑ		
Č	oryotal mode	3.0 V	1	1.8		2.3		3.1		10.5				
		3.0 V	2	1.9		2.4		3.5		10.6				
			3	2.0		2.3	2.6	3.9		11.8	14.8			
					0	1.0		1.2	1.42	2.0		5.8	12.9	
	Low-power mode 3,	3.0 V	201/	1	1.0		1.3		2.3		6.0			
I <sub>LPM3,VLO</sub>	VLO mode <sup>(7)</sup> (4)	3.0 V	2	1.1		1.4		2.8		6.2		μA		
			3	1.2		1.4	1.62	3.0		6.2	13.9	l		
			0	1.1		1.2	1.35	1.9		5.7	12.9			
i	Low-power mode 4 <sup>(8)</sup> (4)	3.0 V	1	1.2		1.2		2.2		5.9				
I <sub>LPM4</sub>	mode 4 <sup>(8)</sup> (4)	3.0 V	2	1.3		1.3		2.6		6.1		μA		
			3	1.3		1.3	1.52	2.9		6.2	13.9			
I <sub>LPM4.5</sub>	Low-power mode 4.5 <sup>(9)</sup>	3.0 V		0.10		0.10	0.13	0.20		0.50	1.14	μΑ		



D. Raskovic: EE444/645 - Spring 2017

SET 6

37

## **Operating Modes – Software Configurable**

- ☐ Active mode (AM): SCG1=0, SCG0=0, OscOff=0, CPUOff=0
  - CPU, MCLK are active.
  - ACLK is active. SMCLK optionally active (SMCLKOFF = 0).
  - DCO is enabled if sources ACLK, MCLK, or SMCLK (SMCLKOFF = 0).
  - FLL is enabled if DCO is enabled.
- □ Low power mode 0 (LPM0): SCG1=0, SCG0=0, OscOff=0, CPUOff=1
  - CPU, MCLK are disabled.
  - ACLK is active. SMCLK optionally active (SMCLKOFF = 0).
  - DCO is enabled if sources ACLK or SMCLK (SMCLKOFF = 0).
  - FLL is enabled if DCO is enabled
- □ Low power mode 1 (LPM1): SCG1=0, SCG0=1, OscOff=0, CPUOff=1
  - CPU, MCLK are disabled.
  - ACLK is active. SMCLK optionally active (SMCLKOFF = 0).
  - DCO is enabled if sources ACLK or SMCLK (SMCLKOFF = 0).
  - FLL is disabled.



Table 5-1. Clock Request System and Power Modes

	ACLK		MCLK		SMCLK					
	ACLKREQEN	ACLKREQEN	MCLKREQEN	MCLKREQEN	SMCLK	OFF = 0	SMCLK	OFF = 1		
Mode	= 0	= 1	= 0	= 1	SMCLKREQEN = 0	SMCLKREQEN = 1	SMCLKREQEN = 0	SMCLKREQEN = 1		
AM	Active	Active	Active	Active	Active	Active	Disabled	Active		
LPM0	Active	Active	Disabled	Active	Active	Active	Disabled	Active		
LPM1	Active	Active	Disabled	Active	Active	Active	Disabled	Active		
LPM2	Active	Active	Disabled	Active	Disabled	Active	Disabled	Active		
LPM3	Active	Active	Disabled	Active	Disabled	Active	Disabled	Active		
LPM4	Disabled	Active	Disabled	Active	Disabled	Active	Disabled	Active		
LPM3.5	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled		
LPM4.5	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled		



D. Raskovic: EE444/645 - Spring 2017


SET 6

39

#### **Operating Modes – Software Configurable #2**

- □ Low power mode 2 (LPM2): SCG1=1, SCG0=0, OscOff=0, CPUOff=1
  - CPU, MCLK are disabled.
  - ACLK is active. SMCLK is disabled.
  - DCO is enabled if sources ACLK.
  - FLL is disabled
- □ Low power mode 3 (LPM3): SCG1=1, SCG0=1, OscOff=0, CPUOff=1
  - CPU, MCLK are disabled.
  - ACLK is active. SMCLK is disabled.
  - DCO is enabled if sources ACLK.
  - FLL is disabled.
- Low power mode 4 (LPM4): SCG1=1, SCG0=1, OscOff=1, CPUOff=1
  - CPU and all clocks are disabled.





# Low power modes - x449 Example

**PARAMETER TEST CONDITIONS** Vcc MIN **TYP** MAX UNIT Active mode (see Note 1), 2.2 V 280 350  $f_{(MCLK)} = f_{(SMCLK)} = 1 \text{ MHz},$  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ μΑ  $I_{(AM)}$  $f_{(ACLK)} = 32768 \text{ Hz}$ 3 V 420 560 XTS\_FLL=0, SELM=(0,1) 2.2 V 32 45 Low-power mode, (LPM0)  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ μΑ I(LPM0) (see Note 1 and Note 4) 3 V 55 70 Low-power mode, (LPM2), 2.2 V 11 14 f(MCLK) = f(SMCLK) = 0 MHz, $T_A = -40^{\circ}C$  to  $85^{\circ}C$ I<sub>(LPM2)</sub> μΑ f(ACLK) = 32768 Hz, SCG0 = 0 3 V 17 22 (see Note 2 and Note 4)  $T_A = -40^{\circ}C$ 1.5 1  $T_A = 25^{\circ}C$ 1.5 1.1 2.2 V Low-power mode, (LPM3) μΑ 3  $T_A = 60^{\circ}C$ 2  $f_{(MCLK)} = f_{(SMCLK)} = 0 \text{ MHz},$  $f_{(ACLK)} = 32,768 \text{ Hz}, SCG0 = 1$ T<sub>A</sub> = 85°C 6 3.5 I<sub>(LPM3)</sub> (see Note 3 and Note 4)  $T_A = -40^{\circ}C$ 1.8 2.2  $T_A = 25^{\circ}C$ 1.6 1.9 3 V μΑ  $T_A = 60^{\circ}C$ 2.5 3.5  $T_A = 85^{\circ}C$ 4.2 7.5  $T_A = -40^{\circ}C$ 0.1 0.5  $T_A = 25^{\circ}C$ 0.5 0.1 2.2 V μΑ  $T_A = 60^{\circ}C$ 1.1 0.7 Low-power mode, (LPM4)  $T_A = 85^{\circ}C$ 1.7 3  $f_{(MCLK)} = 0 \text{ MHz}, f_{(SMCLK)} = 0 \text{ MHz},$ I<sub>(LPM4)</sub>  $f_{(ACLK)} = 0$  Hz, SCG0 = 1  $T_A = -40^{\circ}C$ 0.5 0.1 (see Note 2 and Note 4)  $T_A = 25^{\circ}C$ 0.5 0.1 3 V μΑ

FAIRBANKS

T<sub>A</sub> = 85°C D. Raskovic: EE444/645 - Spring 2017

 $T_A = 60^{\circ}C$ 

43

8.0

1.9

1.2

3.5

#### Low power / low energy issues in microcontrollers

#### 4xx series:

Current consumption of active mode versus system frequency

$$I_{(AM)} = I_{(AM)} [1 \text{ MHz}] \times f_{(System)} [MHz]$$

Current consumption of active mode versus supply voltage

$$I_{(AM)} = I_{(AM)[3V]} + 175 \mu A/V \times (V_{CC} - 3V)$$




D. Raskovic: EE444/645 - Spring 2017

SET 6

46

## **Operating Modes and Interrupts**

- ☐ Current instruction is completed.
- ☐ The PC is pushed onto the stack; The SR is pushed onto the stack.
- ☐ The highest priority interrupt is selected
- ☐ The IR flag resets automatically on single-source flags, remains set for multiple source flags.
- All bits of SR are cleared except SCG0
  - GIE bit is also cleared, further interrupts are disabled.
- □ The execution continues with the interrupt service routine





D. Raskovic: EE444/645 - Spring 2017

SET 6

### **Operating Modes and Interrupts**

Selecting a program flow by manipulating the data stored on the stack

- Return from interrupt
  - Two different modes are available:
- 1. Return with low-power mode bits set.
  - When returning from the interrupt, the program counter points to the next instruction.
  - The instruction pointed to is not executed, since the restored low power mode stops CPU activity.
- 2. Return with low-power mode bits reset.
  - When returning from the interrupt, the program continues at the address following the instruction that set the OscOff or CPUOff-bit in the status register.
  - To use this mode, the interrupt service routine must reset the OscOff, CPUOff, SCG0, and SCG1 bits on the stack.
  - Then, when the SR contents are popped from the stack upon RETI, the operating mode will be active mode (AM).



D. Raskovic: EE444/645 - Spring 2017

SET 6

48

## How to wake up and stay awake?

☐ Use assembly language:

```
; Exit LPM3 Interrupt Service Routine
BIC #CPUOFF+SCG1+SCG0,0(SP) ; Exit LPM3 on RETI
RETI
```

☐ Use vendor-supplied libraries

```
unsigned __bic_SR_register_on_exit(unsigned mask);
  or it's synonym
BIC SR IRQ(X)
```

☐ Use predefined LPMx\_EXIT #defines, eg., we have:

```
#define LPM0 EXIT BIC SR IRQ(LPM0 bits)
```




### Implementation in CrossStudio

```
/msp430f5438a.h /
                                                    in430.h
C:\Users\raskovic\AppData\Local\Rowley Associates Limited\CrossWorks for MSP430\packages\include\msp430f5438a.h
  #include "in430.h"
  #define LPM0
                      _BIS_SR(LPM0 bits)
                                              /* Enter Low Power Mode 0 */
#define LPM0 EXIT _BIC_SR_IRQ(LPM0 bits) /* Exit Low Power Mode 0 */
                                              /* Enter Low Power Mode 1 */
                     _BIS_SR(LPM1 bits)
  #define LPM1
  #define LPM1 EXIT _BIC_SR_IRQ(LPM1 bits) /* Exit Low Power Mode 1 */
                     _BIS_SR(LPM2 bits)
                                              /* Enter Low Power Mode 2 */
83 #define LPM2
  #define LPM2 EXIT _BIC_SR_IRQ(LPM2 bits) /* Exit Low Power Mode 2 */
  #define LPM3
                     _BIS_SR(LPM3_bits)
                                              /* Enter Low Power Mode 3 */
  #define LPM3_EXIT _BIC_SR_IRQ(LPM3_bits) /* Exit Low Power Mode 3 */
                                             /* Enter Low Power Mode 4 */
  #define LPM4
                     _BIS_SR(LPM4_bits)
  #define LPM4_EXIT _BIC_SR_IRQ(LPM4_bits) /* Exit Low Power Mode 4 */
                                                                                      in430.h
  #endif /* End #defines for C */
                                                       msp430f5438a.h
                                                                         in430.h
                      C:\Program Files (x86)\Rowley Associates Limited\CrossWorks for MSP430 2.1\include\In430.h
                      /*! \brief Clear bits in stacked status register \ingroup Status registe
                        \description A synonym for \ref __bic_SR_register_on_exit.
                      #define _BIC_SR_IRQ(X) __bic_SR_register_on_exit(X)
                                                                                          SET 6
```

UNIVERSITY OF ALASKA
FAIRBANKS

D. Raskovic: EE444/645 - Spring 2017

50





Stopped in the ISR


#### **Operating Modes – Software Configurable**

- Active mode (AM): SCG1=0, SCG0=0, OscOff=0, CPUOff=0
  - CPU, MCLK are active.
  - ACLK is active. SMCLK optionally active (SMCLKOFF = 0).
  - DCO is enabled if sources ACLK, MCLK, or SMCLK (SMCLKOFF = 0).
  - FLL is enabled if DCO is enabled.
- Low power mode 0 (LPM0): SCG1=0, SCG0=0, OscOff=0, CPUOff=1
  - CPU, MCLK are disabled.
  - ACLK is active. SMCLK optionally active (SMCLKOFF = 0).
  - DCO is enabled if sources ACLK or SMCLK (SMCLKOFF = 0).
  - FLL is enabled if DCO is enabled
- Low power mode 1 (LPM1): SCG1=0, SCG0=1, OscOff=0, CPUOff=1
  - CPU, MCLK are disabled.
  - ACLK is active. SMCLK optionally active (SMCLKOFF = 0).
  - DCO is enabled if sources ACLK or SMCLK (SMCLKOFF = 0).
  - FLL is disabled.




D. Raskovic: EE444/645 - Spring 2017

SET 6



SET 6



D. Raskovic: EE444/645 - Spring 2017

CrossWorks for MSP430 > Library Reference > MSP430 Library Reference

<inmsp.h>

swap long bytes

Miscellaneous functions delay cycles Delay execution for a number of cycles even in range Assert value is a restricted range insert opcode Insert an opcode Insert a NOP instruction no operation Status register manipulation Clear bits in status register bic SR register Clear bits in stacked status register bic SR register on exit bis SR register Set bits in status register bis SR register on exit Set bits in stacked status register disable interrupt Disable global interrupts enable interrupt Enable global interrupts low power mode 0 Enter low power mode 0 low power mode 1 Enter low power mode 1 low power mode 2 Enter low power mode 2 low power mode 3 Enter low power mode 3 low power mode 4 Enter low power mode 4 low power mode off on exit Enter active mode when interrupt return set interrupt Restore global interrupts Byte order manipulation Swap order of bytes in a word swap bytes

Swap order of bytes in a long



SET 6

SET 6

54

#### <inmsp.h>

swap words	Swap order of words in a long
Bit order manipulation	
<u>bit reverse char</u>	Reverse the order of bits in a char
<u>bit reverse long</u>	Reverse the order of bits in a long
bit reverse long long	Reverse the order of bits in a long long
bit reverse short	Reverse the order of bits in a short
Bit counting	
<u>bit count leading zeros char</u>	Count the number of leading zero bits in a char
_ bit count leading zeros long	Count the number of leading zero bits in a long
<u>bit count leading zeros long long</u>	Count the number of leading zero bits in a long long
bit count leading zeros short	Count the number of leading zero bits in a short
Register manipulation	
get_register	Read from processor register
<u>set register</u>	Write to processor register
Extended memory functions	
<u>read extended byte</u>	Read a byte from extend memory
<u>read extended long</u>	Read a long from extended memory
<u>read extended word</u>	Read a word from extended memory
write extended byte	Write a byte to extended memory
write extended long	Write a long to extended memory
write extended word	Write a word to extended memory

## **Low Power Modes x.5**

- □ x5438 has only LPM4.5
- □ LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.

D. Raskovic: EE444/645 - Spring 2017

- On devices that have it, LPM3.5 power mode allows for RTC mode operation at the lowest power consumption available.
- □ LPMx.5 disables the voltage regulator that supplies voltage to core
  - Consequently, all registers and SRAM contents are lost
  - Exit from LPMx.5 forces a complete reset
- □ The wakeup time from LPMx.5 is significantly longer than the wakeup time from the other power modes
  - Primarily because the core voltage needs to be regenerated



SET 6

56

#### Low Power Modes x.5

	PARAMETER	TEST CONDI	MIN	TYP	MAX	UNIT	
t <sub>WAKE-UP-</sub> FAST	Wake-up time from LPM2, LPM3, or LPM4 to active mode <sup>(1)</sup>	PMMCOREV = SVSMLRRL = n, where n = 0, 1, 2, or 3 SVSLFP = 1	$f_{MCLK} \ge 4.0 \text{ MHz}$ $f_{MCLK} < 4.0 \text{ MHz}$			5 6	μs
t <sub>WAKE-UP-</sub>	Wake-up time from LPM2, LPM3 or LPM4 to active mode <sup>(2)</sup>	PMMCOREV = SVSMLRRL = n, where SVSLFP = 0		150	165	μs	
t <sub>WAKE-UP-</sub> LPM5	Wake-up time from LPM4.5 to active mode <sup>(3)</sup>				2	3	ms
t <sub>WAKE-UP-</sub> RESET	Wake-up time from $\overline{\text{RST}}$ or BOR event to active mode <sup>(3)</sup>				2	3	ms



D. Raskovic: EE444/645 - Spring 2017

SET 6

58

#### Low Power Modes x.5

- □ Events that can wake up the MSP430 from LPMx.5:
  - RST event.
  - a power on cycle, or
  - a specific I/O event
- □ I/O must be configured properly in advance:
  - Set all ports to general purpose
  - Ensure there are no floating inputs [input high impedance, input with pulldown, input with pullup, output high (low or high drive strength), or output low (low or high drive strength)]
  - If you want I/O port event to wake you up, set one (or more) of them properly (must be P1 or P2) – enable interrupts (PxIE), set the edge (PxIES)
- Enter LPMx.5

```
MOV.B #PMMPW_H, &PMMCTLO_H ; Open PMM registers for write
BIS.B #PMMREGOFF, &PMMCTLO_L ;
BIS #GIE+CPUOFF+OSCOFF+SCG1+SCG0,SR ; Enter LPMx.5 when PMMREGOFF is set
```



#### Low Power Modes x.5

- ☐ After exiting LPMx.5, program execution continues from the address stored in the system reset vector location 0FFFEh (after boot code)
- ☐ The PMMLPM5IFG bit is set indicating that the device was in LPMx.5
- □ During LPMx.5, all I/O pin conditions are automatically locked to the current state.
- ☐ Upon exit from LPMx.5, the I/O pin conditions remain locked until the application unlocks them



D. Raskovic: EE444/645 - Spring 2017

SET 6

#### 64

## Here's what TI says about low power

- □ The most important factor use clock system to maximize time in LPM3 or 4 (< 2 μA with 32 kHz for ACLK)
  - Use interrupts to wake the processor and control program flow.
  - Peripherals should be switched on only when needed.
  - Use low-power integrated peripheral modules in place of software driven functions.
  - Calculated branching and fast table look-ups should be used in place of flag polling and long software calculations.
  - Avoid frequent subroutine and function calls due to overhead.
  - For longer software routines, single-cycle CPU registers should be used.



#### **Connection of unused pins**

Table 1-3. Connection of Unused Pins <sup>(1)</sup>					
Pin	Potential	Comment			
AVCC	DV <sub>cc</sub>				
AVSS	$DV_{SS}$				
Px.y	Open	Switched to port function, output direction (PxDIR.n = 1). Px.y repesents port x and bit y of port x (for example, P1.0, P1.1, P2.2, PJ.0, PJ.1)			
XIN	$DV_{SS}$	For dedicated XIN pins only. XIN pins with shared GPIO functions should be programmed to GPIO and follow Px.y recommendations.			
XOUT	Open	For dedicated XOUT pins only. XOUT pins with shared GPIO functions should be programmed to GPIO and follow Px.y recommendations.			
XT2IN	$DV_{SS}$	For dedicated XT2IN pins only. XT2IN pins with shared GPIO functions should be programmed to GPIO and follow Px.y recommendations.			
XT2OUT	Open	For dedicated XT2OUT pins only. XT2OUT pins with shared GPIO functions should be programmed to GPIO and follow Px.y recommendations.			
LCDCAP	$DV_{SS}$				
RST/NMI	DV <sub>CC</sub> or V <sub>CC</sub>	$47$ -k $\Omega$ pullup or internal pullup selected with 10-nF (2.2 nF) pulldown <sup>(2)</sup>			
PJ.0/TDO PJ.1/TDI PJ.2/TMS PJ.3/TCK	Open	The JTAG pins are shared with general purpose I/O function (PJ.x). If not being used, these should be switched to port function, output direction (PJDIR.n = 1). When used as JTAG pins, these pins should remain open.			
TEST	Open	This pin always has an internal pulldown enabled.			
V18	Open	For USB devices only when USB module is not being used in the application			
PUR <sup>(3)</sup>	$DV_{SS}$	For USB devices only when USB module is not being used in the application			
VUSB	Open	For USB devices only when USB module is not being used in the application			
PU.0/DP PU.1/DM	Open	For USB devices only when USB module is not being used in the application			
VBUS, VSSU	$DV_{SS}$	For USB devices only when USB module is not being used in the application			



D. Raskovic: EE444/645 - Spring 2017

SET 6

MSP430x4xx is powered directly from a 2.6V 1800mAh battery and is operating at 4 MHz using a 32KHz crystal (i.e. MCLK = 4MHz, ACLK = 32KHz).

**a)** Ignoring the other components of the system and assuming that the battery voltage is going to remain constant, **calculate the battery life in days**, if the system performs the following tasks:

Microcontroller wakes up <u>every 1 ms</u> to update the real-time clock, spending on average <u>16 clock cycles</u> in the active mode every time it wakes up; after that, it goes back to LPM0 mode;

Microcontroller also wakes up <u>every 100 ms</u> (using a lower-priority interrupt than the one for the real-time-clock) and spends <u>176 clock cycles</u> in the active mode, processing and moving data; after that, it goes back to LPM0 mode;

- b) What is the percentage of time the microcontroller spends in LPM0 mode?
- c) What would be the battery life without using the low-power mode?

Assume that it takes 6  $\mu$ s for the microcontroller to wake up and that the current consumption while waking up is equal to the current consumption in the active mode.

(Note: Use **the maximum values** for the current consumptions at given frequency/voltage from the appropriate table in the document SLAS344)

67

PARAMETER		RAMETER TEST CONDITIONS			NOM	MAX	UNIT
I <sub>(AM)</sub>	Active mode, (see Note 1) $f(MCLK) = f(SMCLK) = 1 \text{ MHz},$	T <sub>∆</sub> = −40°C to 85°C	V <sub>CC</sub> = 2.2 V		280	350	μА
'(AIVI)	/i) f(ACLK) = 32,768 Hz		∨ <sub>CC</sub> = 3 ∨		420	560	μπ
la sues	Low-power mode, (LPM0)	T <sub>A</sub> = -40°C to 85°C	∨ <sub>CC</sub> = 2.2 ∨		32	45	μА
(LPM0)	(see Note 1)	1A - 40 C to 65 C	V <sub>CC</sub> = 3 V		55	70	μΛ
Lu puo	Low-power mode, (LPM2), f(MCLK) = f (SMCLK) = 0 MHz,	T <sub>A</sub> = -40°C to 85°C	V <sub>CC</sub> = 2.2 V		11	14	μА
(LPM2)	f(ACLK) = 32,768 Hz, SCG0 = 0 (see Note 2)	1A = -40 C 10 65 C	∨ <sub>CC</sub> = 3 ∨		17	22	μΑ
		T <sub>A</sub> = -40°C			1	1.5	μΑ
	Low-power mode, (LPM3)  f(MCLK) = f(SMCLK) = 0 MHz, f(ACLK) = 32,768 Hz, SCG0 = 1	T <sub>A</sub> = 25°C	],, -,,,,		1.1	1.5	
		T <sub>A</sub> = 60°C	V <sub>CC</sub> = 2.2 V		2	3	
		T <sub>A</sub> = 85°C			3.5	6	
I(LPM3)	(see Note 3)	T <sub>A</sub> = -40°C			1.8	2.2	
		T <sub>A</sub> = 25°C			1.6	1.9	
		T <sub>A</sub> = 60°C	VCC - 3 V		2.5	3.5	
		T <sub>A</sub> = 85°C			4.2	7.5	
		T <sub>A</sub> = -40°C			0.1	0.5	
		T <sub>A</sub> = 25°C	., -00,		0.1	0.5	μA μA
	Low-power mode, (LPM4)	T <sub>A</sub> = 60°C	V <sub>CC</sub> = 2.2 V		0.7	1.1	
	$f_{(MCLK)} = 0 \text{ MHz}, f_{(SMCLK)} = 0 \text{ MHz},$	T <sub>A</sub> = 85°C			1.7	3	
I(LPM4)	f(ACLK) = 0 Hz, SCG0 = 1	T <sub>A</sub> = -40°C			0.1	0.5	
	(see Note 2)	T <sub>A</sub> = 25°C	\/aa = 3 \/		0.1	0.5	
		T <sub>A</sub> = 60°C	V <sub>CC</sub> = 3 V		0.8	1.2	
		T <sub>A</sub> = 85°C			1.9	3.5	

Current consumption of active mode versus system frequency, F-version:

 $I_{(AM)} = I_{(AM)} [1 \text{ MHz}] \times f_{(System)} [MHz]$ 

Current consumption of active mode versus supply voltage, F-version:

$$I_{(AM)} = I_{(AM)[3\ V]} + 175\ \mu A/V \times (V_{CC} - 3\ V)$$

SET 6


80

#### Duracell 2450 @ 21 C

Manufacturer's discharge current and your discharge current might differ

Discharge current is between 3 V/7.5 K $\Omega$  = 0.4 mA and 2.2 V / 7.5 k $\Omega$  = 0.3 mA  $\Rightarrow$  Very low discharge current

#### Typical Discharge Characteristics at 21°C (70°F)






#### Capacity vs. Dicharge Rate for Panasonic lithium CR2354

Max capacity 560 mAh

The higher the discharge current, less capacity is utilized from the battery





D. Raskovic: EE444/645 - Spring 2017

SET 6

82

### The effects of a switching regulator




Figure 4. Current Output from CR2354 (Chan1) and DC/DC Converter (Chan3) during Sleep Mode – Snap Shot




Figure 6. Average Current Output from CR2354 (Chan1) and DC/DC Converter (Chan3) during Sleep Mode - Complete




Figure 5. Voltage Output from CR2354 (Chan2) and DC/DC Converter (Chan4) during Sleep Mode – Snap Shot




Figure 7. Average Voltage Output from CR2354 (Chan2) and DC/DC Converter (Chan4) during Sleep Mode – Complete



## **Shocking results**

Table 1. Node States And Current Consumption at 3.3V

Operation Mode	AVR State	RFM State	Avg Current
Tx	ON	TX	12.2 mA
Rx	ON	RX	9.0 mA
Idle	ON	SLEEP	7.8 mA
Sleep	SLEEP	SLEEP	4.2 mA

O perating Mode	Total Lifetim e	Capacity consumed from Battery	Capacity delivered to Sensor
Tx	.33 hr	8.1 m A h	4.1 m A h
Rx	.88 hr	15.8 m A h	7.9 m A h
Idle	1.2 hr	18.0 mAh	9.0 m A h
Sleep	7.0 hrs	59.1 m A h	28.8 m A h



D. Raskovic: EE444/645 - Spring 2017

SET 6

84




Figure 8. Power Output from CR2354 and DC/DC Converter (Chan3) during Sleep Mode




Figure 2. Recovery Effect of Relaxation Model




Figure 9. Current drawn from the battery during Sleep Mode and Tx Mode





Figure 10. Impact of Pulse Discharging on Battery



SET 6

#### Voltage vs. Frequency vs. Performance for MSP430F2618






D. Raskovic: EE444/645 - Spring 2017

SET 6

86


## Available battery energy vs. average discharge current





SET 6

# Cycles per battery charge vs. clock frequency





D. Raskovic: EE444/645 - Spring 2017

SET 6

88

#### References and reading material

- ☐ Trevor Mudge, "Power: A First-Class Architectural Design Constraint," IEEE Computer, April 2001, pp. 52-58
- □ Sung Park, Andreas Savvides, Mani B. Srivastava, "Battery Capacity Measurement And Analysis Using Lithium Coin Cell Battery," ISLPED '01, August 6-7, 2001, Huntington Beach, California, USA.
- ☐ Mike Mitchel, "Choosing An Ultralow-Power MCU," TI Application Report, *SLAA207*, June 2004.
- ☐ MSP430x5xx and MSP430x6xx Family User's Guide, Texas Instruments (Chapter 1, Sections 1.3 1.6)
- MSP430x543xA, MSP430x541xA Mixed Signal Microcontroller (Datasheet), Texas Instruments, SLAS655

Download from the IEEE Xplore Digital Library (through UAF Rasmuson Library)

Google it

Blackboard

