
PC Register
o_pc_next
i_redirect_pc
i_redirect
i_stop || i_stall
Default
ADDER
0x4
Instruction
o_instr
i_inst_addr
PC
IF_ID
CONTROL DECODER
decoder unit
EX CTR
WB CTR
imm_format [5:0]
I [19:15] rs1
I [24:20] rs2
I [11:7] rd
REGISTER FILE
IMM
o_rs1_rdata [31:0]
o_rs2_rdata [31:0]
FROM WRITEBACK
i_wb_wen /
i_wb_waddr [4:0] /
i_wb_wdata [31:0]
o_rs1_raddr [4:0]
o_rs2_raddr [4:0]
o_rd_waddr [4:0]
o_imm_value [31:0]
TO HART HAZARD LOGIC (outside decode_stage)
o_uses_rs1 / o_uses_rs2 = source register addresses
Hazard detection and stalling are implemented in hart
PC
imm_val
RS1
ID_EX
RS2
ADDER
ADDER
PC_relative_target
i_jal || br_take
default
jalr
o_jal_pc
o_pc_plus4
I [31:1] | 1'b0
MUX
i_op1_sel [1:0]
0x0
pc
rs1
0x4
i_op2_sel
imm
rs2
0x4
ALU
op1
op2
alu_result
zero , eq , slt
Branch Condition
Rs2
Fault / halt detection
trap = illegal ( memory_fault | pc_misaligned | target_misaligned
Halfword: address[0] || Word: address[1:0]!= 00
halt = (i_inst == 0x00100073)
i_valid / taken
Stop / Redirect
o_trap
o_halt
ALU address / next PC / taken
o_stop
o_redirect
Pass-through: instruction, PC, valid, register addresses / source values, MEM/WB controls
i_alu_result [31:0]
o_pc_plus4
EX_MEM
i_rs2_rdata [31:0]
i_mul [14:12]
Byte mask
Memory
external
Byte data
read data
i_dmem_rdata [31:0]
STORE LANE PLACEMENT
offset: 00 / 01 / 10 / 11
rS2<<0 / 8 / 16 / 24
default : zero
BYTE SELECT
rdata [7:0]
rdata [15:8]
rdata [23:16]
rdata [31:24]
HALFWORD SELECT
00: rdata[15:0]
else: rdata[31:16]
LOAD EXTENSION / RESULT MUX
load_byte [7:0]
raw word
000LB: sign-extend load_byte
001 LH: sign-extend load_halfword
010 LW / i_dmem_rdata unchanged
100 LBU / zero-extend load byte
MEM_SIZE SELECT
HALFWORD SELECT
00: rdata[15:0] else: rdata[31:16]
load halfword 11S 01
101 LHU / zero-extend load halfword
hart pass-through: ALU result, PC+4, instruction/PC, register metadata, valid, trap/halt, WB controls
PC+4
MEM_RS
load_data
i_valid / i_reg_wen
i_trap / i_halt
o_f_wen
o_wb_sel
MUX
FROM WRITEBACK
i_wb_wen /
i_wb_waddr [4:0] /
i_wb_wdata [31:0]
RETIRE INTERFACE
o_retire_valid
o_retire_rd
0 _waddr [4:0]
o_retire_rd
o_wdata [31:0]
o_retire_inst [31:0]
o_retire_pc [31:0]
o_retire_next_pc [31:0]
o_retire_trap / o_retire_halt
o_retire_rs1_raddr [4:0]
o_retire_rs2_raddr [4:0]
o_retire_rs1_rdata [31:0]
o_retire_rs2
o_rdata [31:0]