
Arrays


- In high-level languages, we have several techniques available for constucting data stuctures:
 - One-dimensional arrays
 - Multi-dimensional arrays
 - Structs
 - Bit sets
 - Linked lists
 - Trees
 - etc
- At the assembly language level, all of these approaches map onto single-dimension arrays alone.
- In order to emulate one of the other structures, we must create a mapping from the high-level approach to an offset into a linear list of memory bytes.

Arrays

- The origin of an array is not always the same:
 - In C, C++, and Java, arrays start with index 0
 - In BASIC and FORTRAN, arrays start with index 1
 - In Pascal and Delphi arrays may start at any index chosen by the programmer
- The simplest data structure is the one-dimensional array
- A one-dimensional array closely matches its equivalent structure in assembly language.
- Associated with each array is the base address, usually denoted by the name of the array

Storage allocation





- In order to work with arrays, we must first learn how to represent an array.
- Consider the following C declaration:

```
int a[100];
```

This is just 100 integers. In ARM, we have to make room for 400 bytes (4 * 100)

.data

.align 2

a: .skip 400

- To reference any element in an array we need to have both the starting address of the array (the base address) and the index of the desired element.
- In ARM, the base address of an array must be in a register.
- The easiest method to get the base address of an array into a register in ARM assembly language is to use the ldr pseudo-instruction

Review of ARM Addressing Modes

- Accessing an array involves calculating the address of the accessed item.
- Recall that the ARM instruction set provides several indexing modes for accessing array elements:

```
[Rn] Register Idr r0, [r1] [Rn, \#\pmimm] Immediate offset Idr r2, [r1, \#12] @ r2 \leftarrow *(r1 + 12) [Rn, \pmRm] Register offset [Rn, \pmRm, shift] Scaled register offset
```

[R*n*, #±*imm*]! *Immediate pre-indexed*

 $[r1, #12]! @r1 \leftarrow r1 + 12 then r2 \leftarrow *r1$

 $[Rn, \pm Rm]!$ Register pre-indexed

[Rn, ±Rm, shift]! Scaled register pre-indexed

[Rn], #±imm Immediate post-indexed

Idr r2, [r1], +4 @ r2 \leftarrow *r1 then r1 \leftarrow r1 + 4

[Rn], ±Rm Register post-indexed

[Rn], ±Rm, shift Scaled register post-indexed

 To access an array element in a stack-allocated array, 0origin using ldr/str, use one of the following address calculations:

```
    1) ldr rd, [rb, #n]
    2) ldr rd, [rb, rn]
    3) ldr rd, [rb, rn, lsl #2]
    4) ldr rd, [rb, #4]!
    @ ea = value in rb + value in rn
    @ ea = value in rb + 4*value in rn
    @ ea = value in rb + 4*value in rn
    @ automatically updates rb
```

- Similarly for ldrh, except use lsl #1 in case 3 and use #2 in case 4.
- Access an array element for stores in an analogous manner

Load/Store Exercise

Assume an array of 25 integers. A compiler associates y with r1. Assume that the base address for the array is located in r0. Translate this C statement/assignment:

```
array[10] = array[5] + y;
```

Load/Store Exercise Solution

Assume an array of 25 integers. A compiler associates y with r1. Assume that the base address for the array is located in r0. Translate this C statement/assignment:

```
array[10] = array[5] + y;
```

```
/*
   for (i = 0; i < 100; i++)
      a[i] = i;
*/
      .text
       .global main
      .type %function, main
main:
       Idr r1, =a
                                       /* r1 ← &a */
                                       /* r2 \leftarrow 0 */
       mov r2, #0
       b test
loop:
      add r3, r1, r2, lsl #2
                                   /* r3 \leftarrow r1 + (r2*4)
                                                                        */
      str r2, [r3]
                                   /* *r3 ← r2
      add r2, r2, #1
                                /* r2 ← r2 + 1
test: cmp r2, #100
                                    /* Have we reached 100 yet?
                                                                        */
      blt loop
                                    /* If not, loop again
       bx lr
end:
         .section .bss
         .skip 40
a:
```

```
Another Approach
   for (i = 0; i < 100; i++)
      a[i] = i;
*/
        mov r2, #0
         b test
loop:
          str r2, [r1], +4 /* *r1 \leftarrow r2 then r1 \leftarrow r1 + 4 */
          add r2, r2, #1 /* r2 \leftarrow r2 + 1
         cmp r2, #100 /* Have we reached 100 yet? */
test:
          blt loop
                                /* If not, keep processing
end:
        .section .bss
        .skip 40
a:
```

Two options (using ldr):

Adding a scaled index to a base address
 // element = a[i];

```
add r3, sp, #0 @ can set base address outside loop
mov index_r, #0
...
loop:
...
ldr element_r, [base_r, index_r, lsl #2]
...
add index_r, index_r, #1
```

2) dereferencing a pointer and incrementing the pointer // int *ptr = a; // element = *ptr++ add ptr, sp, #0 @ init ptr to base addr outside loop loop: ldr element r, [ptr] @ dereference ptr -- *ptr @ postincrement ptr - ptr++ add ptr, ptr, #4

2b) an alternate approach to dereferencing a pointer and incrementing the pointer in ARM


```
// int *ptr = a;
   // element = *ptr++
   add ptr, sp, \#-4 @ init ptr to base addr - 4 outside
                        @ the loop
loop:
   ldr element r, [ptr, #4]!
                                 @ dereference ptr -- *ptr
                                 @ and postincrement ptr
                                 (<u>a</u>
                                   ptr++
```

 note that in the second approach you can choose to make the loop control a test against an address limit rather than testing a loop counter

```
// int a[N];
//
// int *ptr = a; -- like a.begin() for a C++ vector
// int *limit = a+N; -- like a.end() for a C++ vector
//
// while ( ptr != limit )
// {
// ...
// element = *ptr++;
```

```
add ptr r, sp, \#-4 @ init ptr to base address-4
  mov r0, N, lsl #2 @ init limit to point to
                      @ one element beyond the last
  add limit r, ptr r, r0 @ element in the array
loop:
  cmp ptr r, limit r
  beq done
  ldr element r, [ptr r, #4]! @ dereference ptr -- *ptr
                                @ and postincrement ptr
                                @ ptr++
  ba loop
done:
```

storage allocation is now more difficult – row-major or column- major



```
C is row-major, FORTRAN is column-major e.g., in C int mat[2][2];
```

address of a[i][j] in row-major storage order =
base_address + [(i-origin1)*#_elements_per_row +
(j-origin2)] * element_size

consider this example C code

```
int main(void) {
  int a[5][5];
  register int i=3,j=4;
  a[i][j] = 0;
}
```

annotated assembly output from compiler

.global main

main:

```
push \{r4, r5, r7\}
sub sp, sp, #108
add r7, sp, #0
     r4, #3
mov
mov r5, #4
mov r3, r4
lsl r3, r3, #2
adds r3, r3, r4 @ r3 = 4*i + i = 5*i
adds r3, r3, r5 @ r3 = 5*i + i
lsl r3, r3, #2
add r2, r7, #104 @ r2 = r7 + 104
mov r2, #0
      r2, [r3, #-100]
str
mov r0, r3
add
     r7, r7, #108
     sp, r7
mov
pop {r3, r4, r5, r7}
bx
      lr
```

```
@ save space for 5x5 array
                    0 	 r4 = i = 3
                0 r5 = j = 4
                  a r3 = i
                    a r3 = 4*i
                 e^{-3} = 4*(5*i + j)
a_{r2} = 0
                0 = 100 = 100
                    (2 r7 + 104 + 4*(5*i+j) - 100)
                    e = r7 + 4 + 4*(5*i+j)
```

A cleaner approach to do a[i][j] = 0;

```
sub sp, sp, #108
add base_r, sp, #0
mov r0 i_r, lsl #2 @ 4*i
add r0, r0, i_r @ 5*i
add r0, r0, j_r @ 5*i + j
mov offset_r, r0, lsl #2 @ 4*(5*i + j)
mov r0, #0
str r0, [base_r, offset_r]
```

assuming base_r, i_r, j_r, offset_r are register names for the base address, i, j, and the offset.