












Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:	Tuesday, January 06, 2015	Sheet	1 of 1




Pin Difine 尙待確認






Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date: Tuesday, January 06, 2015		
Sheet 1 of 1		








DV12 & AV12 power trace keep above 40 mils width







The circuits as close to Pin 1












Individual Mode





Use 250mils wide trace bridging  
AGND and DGND at codec.  
See design guide.



File	<Title>
Size	Document Number
Customer	DocuID
Date	Tuesday, January 06, 2015
Sheet	3 of 3
Rev	<RevCode>