

# HDMI-Single


VER-T31i\_S2\_Re\_Single

<Variant Name>		
File		
Dual-HDMI		
Size	Document Number	Rev
C	<Doc>	A
Date:	Sheet 1 of 12	

# TOP

DDCA\_SDA is a 3.3 V input that is 5 V tolerant  
DDCA\_SCL is a 3.3 V input that is 5 V tolerant

## HDMI Connector





COMPRESSED  
IMAGE

<Variant Name>				
Title				
AUDIO				
Size	Document Number			Rev
C	<Doc>			A
Date:	Wednesday, September 16, 2015	Sheet	3	of 12



COMPRESSED  
IMAGE

FPGA UARTx2





External --> USB mini or type-A

CON JTAG for MC and CON for FPGA




CPU1 AT32UC3



<Variant Name>		
File	CPU1 AT32UC3	
Size	Document Number	Rev A
C	Designed By A.K	
Date:	Wednesday, September 16, 2015	Sheet 4 of 12



FPGA CONFIGURATION



what is the power ref for the JTAG

what is the power ref for the JTAG

6. PIN DESCRIPTION SOIC 208-MIL, PDIP 300-MIL AND WSON 8X6-MM

PIN NO.	PIN NAME	I/O	FUNCTION
1	CS	I	Chip Select Input
2	DQ[0:1]	I/O	Data Output (Data Input Output 1) <sup>1,2</sup>
3	WPP[0:2]	I/O	Write Protect Input / Data Input Output 2 <sup>1,2</sup>
4	QND	I/O	Ground
5	D[0:2]	I/O	Data Input (Data Input Output 3) <sup>1,2</sup>
6	CLK	I	Serial Clock Input
7	HOLD[0:3]	I/O	Hold Input (Data Input Output 3) <sup>1,2</sup>
8	VCC	I/O	Power Supply

<sup>1</sup> I/O and I/O are used for Standard and Quad SPI instructions  
<sup>2</sup> I/O - I/O are used for Quad SPI instructions



Customer Name

File	Document Number	Rev
DDR3		A


Date: Wednesday, September 16, 2009 Page: 5 of 12



## DDR0 MEMORY INTERFACE




### Differential pair



256MB(128 x 16) DDR3-1


0402 capacitors.

## DDR0 ADDRESS,CLK & CNTRL TERMINATION




## CHECK TERMINATION SIGNALS CLK AND CS

# HDMI RECEIVER PORT A



## HDMI Input and HP DET








HDMI-1

<Variant Name>			
File	HDMI RECEIVER PORT A		
Size	Document Number	Rev	
C	<Doc>	A	
Date:	Wednesday, September 16, 2015	Sheet	8 of 12














DDR3 Termination Voltage



POWER

Title			
POWER			
Size	Document Number	Rev	
C	Designed By A.G	A	
Date:	Wednesday, September 16, 2015	Sheet	11 of 12

