
Physical Menon

| 1. Overvier |
|---|
| - A type of Storage (location contain data) - Acress methods (Seported DASD, RAM, CAM) - Address Space (How man location) - Address Space (How man location) - Addressibility (How man Lits of each location A datum man require multiple locations (Endia) |
| - Acress methods (Soylotel DASD, RAM CAM) |
| - Address Space (How may location) |
| - Addressibily (How may lits of each locaty. |
| - A datum may rquire multiple bocations (Endias |
| 2. DRAM VS SRAMMI Cells Simbolished |
| 2. DRAM is SRAMM cells 3. The DRAM Chip A Singlified DRAM chip 3. The DRAM Chip A Singlified DRAM chip 3. Ali (The cet the cushs 105) - Hardre o. Softwar) |
| 3. The DRAM Chip 1 copy |
| 1) FILISANT (WE VI) |
| I Interleaving (old lag : later of today multiple concurred) |
| Room Correction (Paid, ECC, Barante checheun) |
| Men Controller - What it is, how it works |
| 1 Maritical DRAM Este |
| Chanel / Kanh / Bou / Colu- / Bank / Bus |
| Re Chip |
| Other - SDRAM |
| - RAMBUS |
| - Flack |

DRAM cell

SRAM cell




Word

Lot

Sich

Tradoff SRAM DRAM
Speed fart Slow
high
Denily low high
No
Static les No
Repeat No
Volatile 1/25
Volatile 1/25


Singlifed DRAM Chip



A (SMILE) EXAMPLE Men 3 TO TLLUSTRATE UN- ACIGNOD ACCESS (D) UNALIGNED ACCESS (NON - INTERLEAVED) CEB * EIGHT CHIPS NEØ * EACH CHIP STORES & BYTES THAT IS 64 BYTES 14 OF MEMORY CFI WEI WE WANT TO . weo 16 DO BYTE/WORD, LOAD/STORE, 23 25 AND ALLOW 27 29 28 UNALIGNED ACCESS WEI 45 50 51 52 52 60 18 Momony: 64B BYTE ADDRESSALLE COMBINATION EACH CHIP: 2x 86its LOGIC CET CET CAL CEN LD-HI -MDR W. 60 -SIRE RRNK CHIP ADDR

UN-ALIGNO ACCESS (2)

| | | | | 1 | | | | | | |
|-----|-------|-------|------|----|----------|--------|-----|-----|-----|--|
| R/W | Sins | MAR[O | 7 /5 | 50 | J LD+ | W.L | ROT | Wel | WEO | |
| R | B | 0 | 1 | 1 | 1 | 1 | 0 | 0 | O | |
| R | ß | 0 | 2 | × | . 0 | ٥ | X | 0 | O | |
| K | B | 1 | 1 | 1 | ı | 1 | ţ | 0 | 0 | |
| R | 3 | 1 | 2 | × | 0 | 0 | × | 0 | 0 | |
| R | U. | 0 | 1 | 0 | (| 1 | 0 | 0 | 0 | |
| R | W | ð | 2 | × | 0 | 0 | X | O | 0 | |
| R | ν | 1 | 1 | 0 | O | 1 | ŧ | 0 | 0 | |
| R | W | 1 | 2 | 0 | (| 0 | } | 0 | 0 | |
| W | B | 0 | 1 | × | 0 | ٥ | 0 | ٥ | | |
| W | B | 0 | 2 | × | Ð | O | × | O | 0 | |
| W | B | 1 | 1 | × | 0 | 0 | 1 | ı | 0 | |
| W | B | 1 | 2 | Ж | O | ى ك | × | , i | 0 | |
| W | W | 0 | . | ¥ | 0 | 0 | 0 | 1 | ı | |
| W | W | 0 | 2 | æ | O | 0 | × | 0 | 0 | |
| W | W | 1 | 1 | × | 0 | Ð | l | ı | 0 | |
| ~ | w . | 1 | 2 | X | 5 | 0 | 1 | 0 | 1 | |
| • | | | • | | | | | U | 1 | |




CONTROL SIGNALS
NOOD TO IMPLEMENT
UNALIGNAD LD/ST
BYTE/WORD

SGN: SIGN-EXTOND

WED : WRITE ENABLE


EXTEND UNALIGNED TO 2^{L7} BYTE-ADDRESSABLE MICHORY STILL NO INTERLEAVED Men 5 BUS WIDTH: 326Hs




UNALIGNED ACCESSES
(SIMPLIFIED BLOCK DIAGRAM)

Men/6

INTERLOAVING (SHT,)



NTERLEAVING (SHTZ)



A 1 GB DRAM SYSTEM

| LOW AD | De 14 | DRAM _ | 2 Rows |
|--|--|-----------|--|
| | | ARRAY | > 2 KOWS |
| B. S. C. | | 210×8 | |
| The second secon | <u> </u> | , , | - Row BUFFER |
| O W | | 1 } | |
| COL. A | DOX +D | 18 | |
| y - 18 to 18 and 18 for the transfer design of the transfer of | | 4 | and the final property and the second property of the second seco |
| - THE DI | RAM ARAAY | STORET | 224 BYTES OF INFOR |
| ie. A | 1 16 MB | ARRAY | COTTES OF INFOR |
| | | | |
| - IF THE | Next Ac | cess 15 7 | THE SAME LOW |
| AS THE | PLEVIOUS | Access | WE GET A ROW RI |
| or a mass of the section of the sec | AND THE RESERVE OF THE PARTY OF | | H |
| CKLO, 14 | Need lo | [KANSFE] | e ROW ADDR AGAIN MODE |
| FASTER | (21100 | 200- | |

- THE DRAM CHIP CONSISTS OF 8 OF THESE

DRAM STRUCTURES, EACH WITH ITS OWN

ROW ADDR RET., COL. ADDR REC., ROW BUFFER.

1 GB DRAM (CONTINUED)

| · · · · · · · · · · · · · · · · · · · |
|---|
| * THE DRAM CHIP (CONTINUED) |
| |
| - Tue A. |
| THE CUE INTERLEAVING THE 8 ARANYS ON |
| THE CHIP INTO 8-WAY INTERLEAVED MEMORY |
| A STATE OF THE PROPERTY AND A |
| - TOTAL STORAGE ON THE CHIR: 8 × 16 MB |
| SILLY MARKETING O |
| (SILLY MARKETING CAUS /T 1 Gbit) I PREFER 120 MR 5 |
| LED DINCE INE LIVE DE |
| ADDROSSES EACH OF WHICH STORES ONE BYTE |
| WE WITH |
| |
| OF 8 DRAM CHIPS A TOUR CONSISTING |
| DE & DEAM CONTAINS A MODULE CONSISTING |
| OF 8 DRAM CHIPS AS FOLLOWS |
| |
| DRAM CHIP |
| |
| 18 18 18 18 18 18 18 18 18 18 18 18 18 1 |
| |
| 164 |
| |
| - THIS PROVIDES FOR A 64-Lit MILL WILL TRANSFOR |
| BETWEEN THE PLOCESSOR AND MEMORY |
| - ADDAUGEST T T S. S. |
| - ADDRESSES TO THE SAME BANK IN ALL CHIES |
| ALE DENTICAL |
| DNE EXAMPLE OF) & 14 3 10 3 |
| (a) Commander The District |
| |
| RANK BITS & YOU NEED BANK 9 MORE THAN ONE MODULE (i.e. MORE THAN 1GB) AND REFERENCE TO |
| I HORE THAN UNE TODULE |
| ADDR. BITS THAT DO NOT GO TO METHORS |

To Deal with Errors in Transmission

I also got email asking if I would include 14 the handont "Check Sun" or "CRC." So, save.

1) Singlest form. A single parity bit.

 $P = D_n \oplus D_{n-1} \oplus D_{n-2} \oplus \cdots \oplus D_n$

* We transmit 3 n+1 lits - n Data + 1 Parity.

* We can detect if exactly one bit fransmitted

in error. (What happens if two errors). * Assumes: Each bit is statistically independed with respect to all the others, it transmitting in error.

2) ECC. Hamming Code. When detecting is not enough. We want to be able correct, so we need a code that allows us to identify the ball bit."

(The next two pages provide the detail I promised)

(3.) Check sum or CRC. - Cyclic Relundancy Check. * When the probability of error of the lits are not independent.

* When you may get a short sequence clothered.

* Original schene was to use a Shift register, there:

Bits come in

| The probability of error of the lits are not independent.

Bits come in

| The probability of error of the lits are not independent.

* Original schene was to use a Shift register, there:

Different contents of the lits are not independent.

* Large no. of bits would come in and leave lit serial. BUT, they would be XOR ed with selected older bits in the bit stream. After the last lit comes in you still have k bits do outget to A little research uncovered a still better scheme, still done to Richard Hamming, and still based on XOR (or, parity functions.

Suppose we wish to transmit in bits. We can correct single errors by adding log2 n+1 bits as follows:

Simplest way to show is by means of an example.

Let n=8. Then we need log28+1 = 4 parity bits.

12 bits altogether. We lay out the bits as follows

12 11 10 9 8 7 6 5 4 3 2 1

D, D, D, D, D, P, D, P, P, P,

D, P, P, P,

Note the "bit number" of each lit 1100 Di 1011 Di 1001 Di 1000 Pi 0110 Di 0100 Pi 0011 Do 0010 Pi

We form a parity function of all lits having a 1 in the corresponding position of each the bit numbers.

ECC (SHET 2)

If we lay out will x the bits provide wen parity, we have $\frac{D_7}{D_6} \frac{D_8}{S_7} \frac{D_4}{P_8} \frac{P_3}{D_3} \frac{D_2}{D_2} \frac{D_1}{P_4} \frac{P_0}{D_0} \frac{P_2}{P_1}$ Row 3

Row 2

Row 1

X

X

X

X

X

X

X

X

When we receive the 12-bit value we check the four even-parity functions. If the bit was received incorrectly, all rows having an x in that column will give an even-parity error message. Since each of the 12 columns provides a unique set of parity errors, we know immediately which bit was transmitted in error.

For example, suppose D_2 is the consprist. We would get odd-parity for row 2 and row 3. D_2 is the only lit that gives would give odd parity for only rows 2,3 if it were transmitted in error.

A nia by-product or that if you examine print for the four rows (0 = even 1 = odd), the results tell you if no error occurred 0000 or gives you the "bit number" of the error bit. In the case of Dz: 0110 which is the "bit number" of Jz in the 12 bit transmission

8. DRAM Syste 0 BANK Rou COL st 8/8] MODULE 64 bits CHANNEL BKEr ON BUS Address CH RANK BANK, ROW, COL DOR-4 Qip 4 Chiti = 512 MB 16 BANKS = 32 MB/BANK 25 bits 1 Addr 15 Kow 10 Col.