## **Department of Electrical and Computer Engineering**

## The University of Texas at Austin

EE 460N, Fall 2014 Problem Set 4 Solution Yale N. Patt, Instructor Stephen Pruett, Emily Bragg, Siavash Zangeneh, TAs

- 1. The number of occurances of value x, in the input vector V0,V1,...,Vn-1
- 2. a) Single processor system using Horner's rule

$$(((((ax + b)x + c)x + d)x + e)x + f)x + g$$

Number of operations = 12 (6 multiplies & 6 adds)

Number of time-steps = 12

b) Using 4 processors: time steps = 5, operations = 15.


One way of doing this is:

Step 1	x * x	b * x	d * x	f * x
Step 2	$x^2 * x^2$	a * x <sup>2</sup>	dx + e	bx + c
Step 3	$ax^2 * x^4$	$(bx +c) * x^4$	$(dx + e) * x^2$	fx + g
Step 4	$ax^6 + bx^5 + cx^4$	$dx^3 + ex^2 + fx + g$		
Step 5	$ax^6 + bx^5 + cx^4 + dx^3 + ex^2 + fx + g$			

An intuitive proof for why it can't be done in less than 5 time steps:

Lets assume it takes x time steps. In the xth time step, only one operation can be performed (either an add or a multiply) to get the final result. In the (x-1)th time step, at the most two operations can be performed, one each to get each of the operands for the operation in step x. In the (x-2)nd time step & other below, possibly 4 units of work can be found. If x = 4, then theres no way to compute all the operands such that only 3 operations are left to be performed after 2 time steps.

- c) Speedup =  $T_1/T_p = 12/5 = 2.4$
- 3. T1 should be the time to solve the problem, using **the fastest** sequential algorithm and implementation.
- 4. The Solution:



## 5. The table is shown below:

		k = 2	k = 4	k = 8	k = 64
Number of switches in each level	n/k	n/2	n/4	n/8	n/64
Number of levels (= latency)	log <sub>k</sub> n	log <sub>2</sub> n	log <sub>4</sub> n	log <sub>8</sub> n	log <sub>64</sub> n
Cost	$k^2 * n/k * \log_k n$ $= nk \log_k n$	2nlog <sub>2</sub> n	4nlog <sub>4</sub> n	8nlog <sub>8</sub> n	64nlog <sub>64</sub> n

Reasonable choice depends on whether lower cost, latency, or contention is desired.

For n=64, Using k=64 yields the lowest latency, and k=2 or k=4 yields the lowest cost. If we would like low latency we would choose k to be 64. If we would like lowest cost, we would choose k to be 2 or 4. If we would like to minimize contention, we would choose k to be 64.

Another approach could be to minimize the cost-latency product, in which case we would choose k=8 for n=64.

## 6. Initial state of directory for cache line A: 0000

After processor 1 reads A: 1000 After processor 2 writes to A: 0101 After processor 3 reads A: 0110