

Cache Memory

WHY?





The Abstraction



Note: Hit Ratio =


Hits + Misses





Cache/5

Write Through/Write Back




<u>Issues</u>


- * Simplicity of Design
- * Bus Traffic
- * Application Environment (Stack Frame)
- * Allocate on Write Miss
 - Sector Cache

Cache/6

Characteristics


- * Set Associative (Set Size)
 - Fully Associative
 - Direct Mapped
- * Write Back, Write Through
- * Replacement Algorithm
 - LRU
 - FIFO
 - Random
- * Instructions/Data
- * Superviser/User
- * Virtual/Physical





TAG VD Repland

Virtual/Physical



Cache/10 LRU 00 NV