Wednesday, November 9, 2016 1:23 PM

Can we have really long latency L1 cache access?

latency short — lose parallelism needed overall.

Two extremess 2 threads to 100 threads

lose laterey -> will require fewer threads to hide the latercy.

32 KiB LI cache. eg. 128B Cache Line Size —