

PLL Frequency Synthesizer for Portable Equipment Electronic Tuning



Overview

The LC72122V is a low-voltage (1.8 to 3.6 V) PLL frequency synthesizer IC that allows portable TV (VHF)/FM/AM tuners to be constructed easily.

Features

- High-speed programmable frequency divider
 - FMIN: 10 to 250 MHz ..Pulse swallower

(divide-by-two prescaler built in)

AMIN: 2 to 40 MHzPulse swallower
 0.5 to 10 MHz ...Direct division

- IF counter
 - IFIN: 0.4 to 12 MHzFor use as an AM/FM IF
- Reference frequency
 - Selectable from one of nine frequencies (crystal oscillator: 75 kHz)

1, 2.5, 3, 5, 3.125, 6.25, 12.5, 15, and 25 kHz


- · Phase comparator
 - Supports dead zone control
 - Built-in unlock detection circuit
 - Built-in deadlock clear circuit
 - Sub-charge pump for fast frequency locking
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
 - Dedicated output ports: 3
 - I/O ports: 2
 - Supports clock time base output

- Serial Data I/O
 - Supports CCB format communication with the system controller.
- · Operating ranges
 - Supply voltage: 1.8 to 3.6 V
 - Operating temperature: –20 to +70°C
- Package
 - -SSOP20

Package Dimensions

unit: mm

3179A-SSOP20



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.
 - Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
 - SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SSd} = V_{SSa} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +4.0	V
	V _{IN} 1 max	CE, CL, DI	-0.3 to +7.0	V
Maximum input voltage	V _{IN} 2 max	XIN, FMIN, AMIN, IFIN, AIN	-0.3 to V _{DD} + 0.3	V
	V _{IN} 3 max	<u>101</u> , <u>102</u>	-0.3 to +8	V
	V _O 1 max	DO	-0.3 to +7.0	V
Maximum output voltage	V _O 2 max	XOUT, PD	-0.3 to V _{DD} + 0.3	V
	V _O 3 max	BO1 to BO3,AOUT	-0.3 to +15	V
	V _O 4 max	101, 102	-0.3 to +8	V
Maximum output current	I _O max	BO1 to BO3, IO1, IO2, DO, AOUT	0 to 6.0	mA
Allowable power dissipation	Pd max	Ta ≤ 70°C: SSOP20	150	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at Ta = –20 to +70 $^{\circ}C,\,V_{SSd}$ = V_{SSa} = 0 V

Parameter	Symbol	Conditions		Unit			
1 drameter	Symbol	Conditions	min	typ	max	0.111	
Supply voltage	V _{DD}	V_{DD}	1.8	2.2	3.6	V	
Innut high lovel veltage	V _{IH} 1	CE, CL, DI	0.7 V _{DD}		6.5	V	
Input high-level voltage	V _{IH} 2	<u>101</u> , <u>102</u>	0.7 V _{DD}		7	V	
Input low-level voltage	V _{IL}	CE, CL, DI, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$	0		0.3 V _{DD}	V	
	V _O 1	DO	0		6.5	V	
Output voltage	V _O 2	BO1 to BO3, AOUT	0		13	V	
	V _O 3	<u>101</u> , <u>102</u>	0		7	V	
	f _{IN} 1	XIN: V _{IN} 1		75		kHz	
	f _{IN} 2	FMIN: V _{IN} 2	10		250	MHz	
Input frequency	f _{IN} 3	AMIN: $V_{IN}3$, SNS = 1	2		40	MHz	
	f _{IN} 4	AMIN: $V_{IN}4$, SNS = 0	0.5		10	MHz	
	f _{IN} 5	IFIN: V _{IN} 5	0.4		12	MHz	
	V _{IN} 1	XIN: f _{IN} 1	200		600	mVrms	
	V _{IN} 2-1	FMIN: f = 10 to 50 MHz	50		600	mVrms	
	V _{IN} 2-2	FMIN: f = 50 to 250 MHz	40		600	mVrms	
Input amplitude	V _{IN} 3	AMIN: f _{IN} 3, SNS = 1	30		600	mVrms	
	V _{IN} 4	AMIN: $f_{IN}4$, SNS = 0	30		600	mVrms	
	V _{IN} 5-1	IFIN: f _{IN} 5, IFS = 1	30		600	mVrms	
	V _{IN} 5-2	IFIN: f _{IN} 5, IFS = 0	70		600	mVrms	
Guaranteed crystal oscillator frequency	Xtal	XIN, XOUT *		75		kHz	

^{*} Note : Recommended crystal oscillator CI value : CI \leq 35 k Ω (for a 75kHz crystal)


The circuit constants for the crystal oscillator circuit depend on the crystal used, the printed sircuit board pattern, and other items. Therefore we recommend consulting with the manfacturer of the crystal for evaluation and reliability.

The extremely high input impedance of the XIN pins means that applications must take the possibility of leakage into account.


Electrical Characteristics within the allowable operating ranges

Parameter	Symbol	Conditions		Ratings		Unit
Falailletei	Symbol	Conditions	min	typ	max	Offic
	Rf1	XIN		8.0		MΩ
Internal feedback resistors	Rf2	FMIN		500		kΩ
Internal reedback resistors	Rf3	AMIN		500		kΩ
	Rf4	IFIN		500		kΩ
	Rpd1	FMIN		200		kΩ
Internal pull-down resistors	Rpd2	AMIN		200		kΩ
Internal output resistor	Rd	XOUT		250		kΩ
Hysteresis	V _{HIS}	CE, CL, DI, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$		0.1 V _{DD}		V
	V _{OH} 1	PD: $I_O = -1 \text{ mA}$	V _{DD} - 0.5			V
Output high-level voltage		AIN (PDS) : $I_0 = -2 \text{ mA} (V_{DD} = 1.8 \text{ to } 2.7 \text{ V})$	V _{DD} - 0.5			V
	V _{OH} 2	AIN (PDS) : I _O = -4 mA (V _{DD} = 2.7 to 3.6 V)	V _{DD} - 0.5			V
	V _{OL} 1	PD: I _O = 1 mA			0.5	V
		AIN (PDS) : I _O = 2 mA (V _{DD} = 1.8 to 2.7 V)			0.5	V
	V _{OL} 2	AIN (PDS) : I _O = 4 mA (V _{DD} = 2.7 to 3.6 V)			0.5	V
		$\overline{BO1}$ to $\overline{BO3}$, $\overline{IO1}$, $\overline{IO2}$; $I_O = 1$ mA			0.2	V
Output low-level voltage	V _{OL} 3	$\overline{BO1}$ to $\overline{BO3}$, $\overline{IO1}$, $\overline{IO2}$; $I_O = 5$ mA			1.0	V
	02	BO1 to BO3, IO1, IO2; I _O = 8 mA			1.6	V
		DO: I _O = 1 mA			0.2	V
	V _{OL} 4	DO: I _O = 5 mA			1.0	V
	V _{OL} 5	AOUT, I _O = 5 mA, A _{IN} = 1.2 V			1.5	V
	I _{IH} 1	CE, CL, DI: V _I = 6.5 V			5.0	μA
	I _{IH} 2	<u>101</u> , <u>102</u> : V ₁ = 7 V			5.0	μΑ
To a destruction of	I _{IH} 3	$XIN: V_I = V_{DD}$	0.11	0.45	1.3	μΑ
Input high-level current	I _{IH} 4	FMIN, AMIN: V _I = V _{DD}	1.8	7.2	22	μΑ
	I _{IH} 5	IFIN: V _I = V _{DD}	1.8	7.2	22	μΑ
	I _{IH} 6	AIN: $V_I = V_{DD}$			200	nA
	I _{IL} 1	CE, CL, DI: V _I = 0 V			5.0	μA
	I _{IL} 2	$\overline{\text{IO1}}$, $\overline{\text{IO2}}$: $V_{\text{I}} = 0 \text{ V}$			5.0	μΑ
to the test of	I _{IL} 3	$XIN: V_I = 0 V$	0.11	0.45	1.3	μΑ
Input low-level current	I _{IL} 4	FMIN, AMIN: V _I = 0 V	1.8	7.2	22	μA
	I _{IL} 5	IFIN: V _I = 0 V	1.8	7.2	22	μA
	I _{IL} 6	AIN: V _I = 0 V			200	nA
	I _{OFF} 1	BO1 to BO3, AOUT: V _O = 13 V			5.0	μA
Output off leakage current	I _{OFF} 2	101 , 102 : V ₀ = 7 V			5.0	μΑ
	I _{OFF} 3	DO: V _O = 6.5 V			5.0	μΑ
High-level three-state off leakage current	I _{OFFH}	PD: V _O = V _{DD}		0.01	200	nA
Low-level three-state off leakage current	l _{OFFL}	PD: V _O = 0 V		0.01	200	nA
Input capacitance	C _{IN}	FMIN		6		pF
	I _{DD} 1	V_{DD} : Xtal = 75 kHz, f_{IN} 2 = 250 MHz, V_{IN} 2 = 40 mVrms		4	10	mA
Supply current	I _{DD} 2	V _{DD} : PLL block stopped (PLL inhibit), Xtal oscillator operating (Xtal = 75 kHz)		10		μA
	I _{DD} 3	V _{DD} : PLL block stopped, Xtal oscillator stopped			10	μΑ

Pin Assignment



Block Diagram



Pin Descriptions

	ı	1	1	I
Symbol	Pin No.	Туре	Functions	Circuit configuration
XIN XOUT	19 20	Xtal	Crystal oscillator connections (75 kHz)	W A03414
FMIN	12	Local oscillator signal input	FMIN is selected when the serial data input DVS bit is set to 1. The input frequency range is from 10 to 250 MHz. The input signal passes through the internal divide-bytwo prescaler and is input to the swallow counter. The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.	A02599
AMIN	11	Local oscillator signal input	AMIN is selected when the serial data input DVS bit is set to 0. When the serial data input SNS bit is set to 1: The input frequency range is 2 to 40 MHz. The signal is directly input to the swallow counter. The divisor can be in the range 272 to 65535, and the divisor used will be the value set. When the serial data input SNS bit is set to 0: The input frequency range is 0.5 to 10 MHz. The signal is directly input to a 12-bit programmable divider. The divisor can be in the range 4 to 4095, and the divisor used will be the value set.	A02599
CE	1	Chip enable	Set this pin high when inputting (DI) or outputting (DO) serial data. Up to 6.5 V may be applied, regardless of the actual supply voltage (V _{DD}).	D S A02500
DI	2	Input data	Inputs serial data transferred from the controller to the LC72122V. Up to 6.5 V may be applied, regardless of the actual supply voltage (V _{DD}).	A02600
CL	3	Clock	Used as the synchronization clock when inputting (DI) or outputting (DO) serial data. Up to 6.5 V may be applied, regardless of the actual supply voltage (V _{DD}).	D S A02600
DO	4	Output data	Outputs serial data transferred from the LC72122V to the controller. The data output is determined by the DOC0 to DOC2 bits in the serial data.	A02501
V _{DD}	13	Power supply	The LC72122V power supply pin. (V _{DD} = 1.8 to 3.6 V) The power on reset circuit operates when power is first applied.	
V _{SSd}	14	Ground	The LC72122V ground	

Continued from preceding page.

Symbol	Pin No.	Туре	Functions	Circuit configuration
BO1 BO2 BO3	5 6 7	Output ports	Dedicated outputs The output states are determined by the BO1 to BO3 bits in the serial data. Data: 0 = open, 1= low A time base signal (8 Hz) can be output from the BO1 pin. (When the serial data TBC bit is set to 1.)	A02501
IO1 IO2	8 9	Input or output ports	I/O dual-use pins Interview of the serial data. Interview of the serial data value of the serial data value of the serial data. Interview of the serial	A02502
PD	15	Charge pump output	PLL charge pump output When the frequency generated by dividing the local oscillator signal frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match.	A02603
AIN AOUT Vssa	16 17 18	LPF amplifier transistor connections	The n-channel MOS transistor used for the PLL active low-pass filter. The AIN pin is connected internally to a fast locking subcharge pump circuit (PDS). Vssa is special-purpose ground pin.	A02504
IFIN	10	IF counter	Accepts an input in the frequency range 0.4 to 12 MHz. The input signal is directly transmitted to the IF counter. The result is output starting the MSB of the IF counter using the DO pin. Four measurement periods are supported: 8, 16, 32, and 64 ms.	A02599


Serial Data I/O Procedures

The LC72122V inputs and outputs data using the Sanyo CCB (computer control bus) audio IC serial bus format. This IC adopts an 8-bit address format CCB.

	Address									Function				
	I/O mode	В0	B1	B2	В3	A0	A1	A2	А3	Function				
1	IN1 (82)	0	0	0	1	0	1	0	0	Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.				
2	IN2 (92)	1	0	0	1	0	1	0	0	 Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data. 				
3	OUT (A2)	0	1	0	1	0	1	0	0	Data output mode (serial data output) The number of bits output is equal to the number of clock cycles. See the "DO Output Data (Serial Data Output) Structure" item for details on the meaning of the output data.				
	CL (2) DI BO DO (2)	B1 CL: norr	mal high	1	B3 (A1	A2	\ A	3 First Data DUT First Data OUT A02605				


DI Control Data (serial data input) Structure

1. IN1 Mode



A08986

2. IN2 Mode



A08987

DI Control Data Descriptions

No.	Control block/data	Description								Related data
	Programmable divider data	Data that	Data that sets the programmable divider							
	P0 to P15	A binary value in which P15 is the MSB. The LSB changes depending on DVS and SNS.								
							1	(*: Don't care.)		
		DVS	SNS	LSB	Divisor	setting (N)		ıal divisor		
		1	*	P0		o 65535		e of the setting		
		0	1	P0		o 65535	The value of the			
		0	0	P4		to 4095	The value of the	ne setting		
(1)				ignored who						
	DVS, SNS			put pin (AM Don't care		IIN) for the pro	grammable divid	der, switches the		
		DVS	SNS	Input pin	1	Input frequen	cy range			
		1	*	FMIN		10 to 250	MHz			
		0	1	AMIN		2 to 40 N	ИHz			
		0	0	AMIN		0.5 to 10	MHz			
		Note: Se	e the "Proo	grammable	Divider" i	tem for details				
	Reference divider data R0 to R3	• Reference				ı				
		R3	R2	R1	R0	Re	ference frequen	cy (kHz)		
		0 0	0	0 0	0 1		25 25			
		0	0	1	0		25			
		0	0	1 0	1		25 43.5			
		0 0	1 1	0	0 1		12.5 6.25			
		0	1	1	0		3.125			
		0	1	1	1		3.125	j		
		1 1	0	0 0	0 1		5 5			
(0)		1	0	1	0		2.5			
(2)		1	0	1	1		1			
		1 1	1	0	0 1		3 15			
		1	1	1	0	PLL I	NHIBIT + Xtal C	OSC STOP		
		1	1	1	1		PLL INHIBI	Т		
			L INHIBIT							
		an	d IFIN pins		ulled-dow		are stopped, the e charge pump o	FMIN, AMIN, output pin goes to		
	IF counter control data	IF counte				on				
	CTE	CTE = 1:	Counter st	art						
	GT0, GT1	• IF counte	Counter re		lotormina	tion				
	610, 611									
(3)		GT1	GT0	Meas		time (ms)		time (ms)	IFS	8
		0	0		8			3 to 4		
		0	1		16			3 to 4		
		1								
				F Counter Structure" item for details						
	I/O port specification data	Note: See the "IF Counter Structure" item for details. • Data that specifies input or output for the I/O dual-use pins (IO1, IO2)								
(4)	IOC1, IOC2			e, 1 = outpu			(.01, 102)			
	Output port data	• BO1 to B			ut state o	lata			100	24
(5)	BO1 to BO3, IO1, IO2		open, 1 =						100	
		• "Data = 0	: Open" is	selected fol	lowing a	power-on rese	t.**			

Continued from preceding page.

No.	Control block/data				Description	Related data
	DO pin control data	Data that	determine	s DO pin	<u>'</u>	
	DOC0, DOC1, DOC2	DOC2	DOC1	DOC0	DO pin state	¬
		0	0	0	Open Open	-
			0	1	Low when the unlock state is detected	
		0	1	0	end-UC*1	
		0	1	1	Open	
		1	0	0	Open	
		1 1	0	0	The IO1 pin state*2 The IO2 pin state*2	
			1	1	Open	
		The open	etate ie e	elected fol	lowing a power-on reset.	_
		· ·			measurement completion check	
						UL0, UL1,
(6)		DO p	oin	_\X_i	"	CTE,
				i		IOC1, IOC2
			① (Count star	t ② Count end ③ CE: High	
					set and an IF count is started (CTE = $0 \rightarrow 1$), the DO pin	
					es to the open state. nt measurement completes, the DO pin goes low and	
			the co	unt compl	etion check operation is enabled.	
		1	③ The DO Goes to the state of the state o			
				-	es to the open state during the data input period (during the	
					n in mode IN1 or IN2), regardless of the values of the DO pin	
					DOC2). Also, the DO pin outputs the content of the internal hronization with the CL pin signal during the data output perion	nd
					n CE is high in the OUT mode) regardless of the values of	
					a (DOC0 to DOC2).	
	Unlock detection data UL0, UL1	1			detection range for PLL lock discrimination. nan the specified range occurs, the LC72122V determines	
	,			-	Don't care.)	
(7)		UL1	UL0	Ø	E detection width Detector output	DOC0, DOC1,
(')		0	0	Stopped	Open	DOC2
		0	1	0	øE is output directly	
		1	*	±6.67 µs	øE is extended by 1 to 2 ms	
	5.				O pin goes low and the serial data output UL bit is 0.	
	Phase comparator control data	• Phase cor	mparator o	dead zone	control data	_
	DZ0, DZ1	DZ1	DZ0		Dead zone mode	_
		0	0	DZA		_
(8)		0	1	DZB		4
		1	0	DZC		4
		1	1	DZD		」
		Dead zon	e width: D	ZA < DZE	< DZC < DZD	
(9)	Clock time base				base signal can be output from $\overline{BO1}$ by setting TBC to 1.	BO1
	TBC Charge pump control data	(The BO1			t.) charge pump output	
	DLC					¬
			LC	Nor	Charge pump output	-
(10)		l 	0 1	Forced I	pperation	-
		_				
		V _C	c (deadloo	ck clear cir	s a technique for escaping from deadlock by setting Vtune to cuit). This is used when the circuit is deadlocked due to the	
		VC	O oscillato	or being sto	opped by the VCO control voltage (Vtune) being 0 V.	


Continued from preceding page.

No.	Control block/data	Description	Related data
(11)	IF counter control data IFS	 IFIN pin input sensitivity control data. This data should be set to 1 in normal operation. Setting this data to 0 switches the LC72122V to a reduced input sensitivity mode in which the sensitivity is reduced by 10 to 30 mVrms. 	
(12)	Sub-charge pump control data SUBC	This data controls the sub-charge pump (PDS) which is provided for fast locking. By setting SUBC to 1, applications can set the sub-charge pump circuit to the operating state and increase the speed of frequency looking.	ULO, UL1
(13)	IC test data TEST 0 to TEST2	IC test data TEST0 TEST1 TEST2 All three bits must be set to 0. All the test data is set to 0 at a power-on reset.**	
(14)	DNC	Data is set to 0	

^{**}Note: Although the IC is initialized after power is first applied by the power on reset circuit, applications must also send a full set of data over the CCB bus immediately after power is first applied to assure safe and stable operation.

DO Output Data (Serial Data Output) Structure

3. OUT mode




DO Output Data


No.	Control block/data	Description	Related data
(1)	I/O port data I2, I1	Data latched from the states of the I/O ports, pins IO1 and IO2. This data reflects the pin states, regardless of whether they are in input or output mode. The data is latched when OUT mode is selected. I1 ← IO1 pin state High: 1 I2 ← IO2 pin state Low: 0	IOC1, IOC2
(2)	PLL unlock data UL	• Data latched from the state of the unlock detection circuit UL \leftarrow 0: Unlocked UL \leftarrow 1: Locked or in detection stopped mode	ULO, UL1
(3)	IF counter binary data C19 to C0	Data latched from the state of the IF counter, which is a 20-bit binary counter. C19 ← Binary counter MSB C0 ← Binary counter LSB	CTE, GT0, GT1

Serial Data Input (IN1/IN2) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH},\,\geq 0.75~\mu s,\,t_{LC} < 0.75~\mu s$

1. CL: Normal high




2. CL: Normal low




Serial Data Output (OUT) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH},\geq 0.75~\mu s,\,t_{DC},\,t_{DH}<0.35~\mu s$

1. CL: Normal high




2. CL: Normal low




Note: Since the DO pin is an n-channel open drain circuit, the times for the data to change (t_{DC} and t_{DH}) will differ depending on the value of the pull-up resistor, printed circuit board capacitance.

Serial Data Timing




CL Stopped at the Low Level



CL Stopped at the High Level

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Data setup time	t _{SU}	DI, CL		0.75			μs
Data hold time	t _{HD}	DI, CL		0.75			μs
Clock low-level time	t _{CL}	CL		0.75			μs
Clock high-level time	t _{CH}	CL		0.75			μs
CE wait time	t _{EL}	CE, CL		0.75			μs
CE setup time	t _{ES}	CE, CL		0.75			μs
CE hold time	t _{EH}	CE, CL		0.75			μs
Data latch change time	t _{LC}					0.75	μs
Data output time	t _{DC}	DO, CL	These times depend on the pull-up resistance and the printed circuit board capacitances.			0.35	μs
	t _{DH}	DO, CE				0.35	μs

Programmable Divider Structure



A02616

	DVS	SNS	Input pin	Set divisor	Actual divisor: N	Input frequency range (MHz)
А	1	*	FMIN	272 to 65535	Twice the set value	10 to 250
В	0	1	AMIN	272 to 65535	The set value	2 to 40
С	0	0	AMIN	4 to 4095	The set value	0.5 to 10

Note: * Don't care.

Sample Programmable Divider Divisor Calculations

- 1. For a 50 kHz FM step size (DVS = 1, SNS = *: FMIN selected)
 - FM RF = 90.0 MHz (IF = +10.7 MHz)

FM VCO = 100.7 MHz

PLL fref = 25 kHz (R0 to R1 = 1, R2 to R3 = 0)

100.7 MHz (FM VCO) \div 25 kHz (fref) \div 2 (FMIN: divide-by-two prescaler) = 2014 \rightarrow 07DE (HEX)

_			_							7				2									
0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
Po	F	P2	P3	P4	P5	P6	Ь7	P8	P3	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	SUBC	Ro	표	R2	В3

A08997

- 2. For a 5 kHz SW step size (DVS = 0, SNS = 1: AMIN high-speed side selected)
 - SW RF = 21.75 MHz (IF = +450 kHz)

SW VCO = 22.20 MHz

PLL fref = 5 kHz (R0 to R2 = 0, R3 = 1)

22.2 MHz (SW VCO) \div 5 kHz (fref) = 4440 \rightarrow 1158 (HEX)

		3					_			1	_			<u> </u>									
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	0	0	1
Po	Б	P2	РЗ	P4	P5	P6	Р7	P8	P9	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	SUBC	P3	Æ	R2	R3

A08998

- 3. For a 9 kHz MW step size (DVS = 0, SNS = 0: AMIN low-speed side selected)
 - MW RF = 1008 kHz (IF = +450 kHz)

MW VCO = 1458 kHz

PLL fref = 3 kHz (R0 to R1 = 0, R2 to R3 = 1)


 $1458 \text{ kHz (MW VCO)} \div 3 \text{ kHz (fref)} = 486 \rightarrow 1E6 \text{ (HEX)}$

						3	_																
*	*	*	*	0	1	1	0	0	1	1	1	1	0	0	0	0	0			0	0	1	1
Po	<u>F</u>	P2	P3	P4	P5	P6	Ь7	P8	P9	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	SUBC	8	£	R2	R3

A08999

IF Counter Structure

The LC72122V IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN pin as its input. The result of the count can be read out serially, MSB first, from the DO pin.




GT1	GT0	Measurement time									
GII	GIO	Measurement period (GT) (ms)	Wait time (t _{WU}) (ms)								
0	0	8	3 to 4								
0	1	16	3 to 4								
1	0	32	7 to 8								
1	1	64	7 to 8								

The IF frequency (Fc) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

$$Fc = \frac{C}{GT}$$
 (C = Fc × GT) C: count value (number of pulses)


Sample IF Counter Frequency Calculations

1. For a measurement time (GT) of 32 ms and a count value (C) of 53980 (hexadecimal), which is 342,400 (decimal) IF frequency (Fc) = $342,400 \div 32$ ms = 10.7 MHz




A09001

2. For a measurement time (GT) of 8 ms and a count value (C) of E10 (hexadecimal), which is 3600 (decimal) IF frequency (Fc) = $3600 \div 8$ ms = 450 kHz



A09002

IF Counter Operation



A02623

Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0. The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72122V when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF count at the end of the measurement period must be read out during the period CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microcontroller must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Auto-search techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

If the auto-search technique is implemented using only the IF counter in combination with an IF-IC without SD output, sensitivity-degradation mode (IFS = 0) should be selected.

IFIN Minimum Sensitivity Ratings

f(MHz)

			, ,			
IFS	0.4 ≤ f < 0.5	8 ≤ f ≤ 12				
1: Normal mode	30mVrms (0.1 to 3mVrms)	30mVrms	30mVrms (1 to 10mVrms)			
0: Degradation mode	70mVrms (5 to 15mVrms)	70mVrms	70mVrms (20 to 40mVrms)			

Note: Values in parentheses are actual performance values presented as reference data.

Unlock Detection Timing

1. Unlock Detection Determination Timing

Unlock detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.




Figure 1 Unlock Detection Timing

For example, if fref is 1 kHz (and thus the period is 1 ms), after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state.




Figure 2 Circuit Structure

2. Unlock Detection Software





Figure 3

3. When Outputting Unlock Data Using Serial Data Output:

Once the LC72122V detects an unlocked state, it does not reset the unlock data (UL) until the next data output (or data input) operation is performed. At the data output ① point in Figure 3, although the VCO frequency is stable (locked), the unlock data remains set to the unlocked state since no data output has been performed since the value of N was changed. Thus, even though the frequency became stable (locked), from the point of view of the data, the circuit is in the unlocked state. Therefore, the data output ① immediately following a change to the value of N should be seen as a dummy data, and the data from the second data output (data output ②) and later outputs should be seen as valid data.




Lock Determination Flowchart

When directly outputting data from the DO pin (set up by the DO pin control data)

Since the DO pin outputs the unlocked state (locked: high, unlocked: low) the timing considerations in the technique described in the previous section are not necessary. After changing the value of N, the locked state can be determined after waiting at least two periods of the reference frequency.

Notes on Clock Time Base Usage

When the clock time base output is used, the value of the pull-up resistor for the output pin $(\overline{BO1})$ must be at least $100~k\Omega$. We recommend the use of a Schmitt input on the receiving controller (microprocessor) to prevent chattering. This is to avoid degradation of the VCO C/N characteristics when using the built-in low-pass filter transistor to form the loop filter. Since the clock time base output pin and the low-pass filter transistor ground are the same mode in the IC, the time base output pin current fluctuations must be suppressed to limit the influence on the low-pass filter.



Other Items

1. Notes on the Phase Comparator Dead Zone

DZ1	DZ0	Dead-zone mode	Charge pump	Dead zone			
0	0	DZA	ON/ON	−-0 s			
0	1	DZB	ON/ON	−0 s			
1	0	DZC	OFF/OFF	+0 s			
1	1	DZD	OFF/OFF	+ +0 s			

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits. Since the characteristics may change with the supply voltage, an optimal dead zone must be selected for the actual end product itself. The table shows the state when V_{DD} is 2.2 V (typical). As the supply voltage increases, the charge pump circuit tends to go to the ON/ON state.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

Dead Zone

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference \emptyset (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularly-priced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.




Figure 4




Figure 5

2. Notes on the FMIN, AMIN, and IFIN Pins

Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.

3. Notes on IF Counting → SD must be used in conjunction with the IF counting time When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.

4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.


5. Power Supply Pins

A capacitor must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. This capacitor must be placed as close as possible to the V_{DD} and V_{SS} pins.

6. Note on VCO designing

VCO (local oscillator) must keep its oscillation even if the control voltage (Vtune) goes to 0V. When there is a possibility of oscillation halt, Vtune must be forcibly set to V_{CC} temporarily to prevent the PLL from being deadlocked. (Deadlock clear circuit)


7. Structure of the sub-charge pump circuit provided for high-speed frequency locking



The fast locking sub-charge pump circuit (PDS) is controlled by the SUBC control signal. When the PDS circuit is operating, the effective resistance of R1 is reduced to about 250 Ω . This reduces the locking time.

Note that during normal reception, SUBC should be set to 0 to stop PDS circuit operation, and SUBC should be set to 1 to operate the PDS circuit when changing stations.


Pin States at a Power-On Reset



Note: Although the IC is initialized after power is first applied by the power on reset circuit, applications must also send a full set of data over the CCB bus immediately after power is first applied to assure safe and stable operation.

Sample Application System

This section is susceptible to noise due to its high impedance. Therefore, the pattern lines should be kept as short as possible and this area should be covered with a ground pattern.



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1999. Specifications and information herein are subject to change without notice.