Ordering number : ENN6113A

CMOS IC

LC72122V

PLL Frequency Synthesizer for Portable Equipment Electronic Tuning

Overview

The LC72122V is a low-voltage (1.8 to 3.6 V) PLL frequency synthesizer IC that allows portable TV (VHF)/FM/AM tuners to be constructed easily.

Features

- High-speed programmable frequency divider
  - FMIN: 10 to 250 MHz ..Pulse swallower (divide-by-two prescaler built in)
  - AMIN: 2 to 40 MHz .....Pulse swallower
    0.5 to 10 MHz ...Direct division
- IF counter
  - IFIN: 0.4 to 12 MHz .....For use as an AM/FM IF counter
- Reference frequency
  - Selectable from one of nine frequencies (crystal oscillator: 75 kHz)
    1, 2.5, 3, 5, 3.125, 6.25, 12.5, 15, and 25 kHz
- Phase comparator
  - Supports dead zone control
  - Built-in unlock detection circuit
  - Built-in deadlock clear circuit
  - Sub-charge pump for fast frequency locking
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
  - Dedicated output ports: 3
  - I/O ports: 2
  - Supports clock time base output
- Serial Data I/O
  - Supports CCB format communication with the system controller.
- Operating ranges
  - Supply voltage: 1.8 to 3.6 V
  - Operating temperature: –20 to +70°C
- Package
  —SSOP20

Package Dimensions

unit: mm

3179A-SSOP20



- **CCB is a trademark of SANYO ELECTRIC CO., LTD.**
- **CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.**

SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SSd} = V_{SSa} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{DD} max	V_{DD}	–0.3 to +4.0	V
Maximum input voltage	V_{IN}1 max	CE, CL, DI	–0.3 to +7.0	V
	V_{IN}2 max	XIN, FMIN, AMIN, IFIN, AIN	–0.3 to V_{DD} + 0.3	V
	V_{IN}3 max	$\overline{IO1}$, $\overline{IO2}$	–0.3 to +8	V
Maximum output voltage	V_O1 max	DO	–0.3 to +7.0	V
	V_O2 max	XOUT, PD	–0.3 to V_{DD} + 0.3	V
	V_O3 max	$\overline{BO1}$ to $\overline{BO3}$,AOUT	–0.3 to +15	V
	V_O4 max	$\overline{IO1}$, $\overline{IO2}$	–0.3 to +8	V
Maximum output current	I_O max	$\overline{BO1}$ to $\overline{BO3}$, $\overline{IO1}$, $\overline{IO2}$, DO, AOUT	0 to 6.0	mA
Allowable power dissipation	Pd max	Ta ≤ 70°C: SSOP20	150	mW
Operating temperature	Topr		–20 to +70	°C
Storage temperature	Tstg		–40 to +125	°C

Allowable Operating Ranges at Ta = –20 to +70°C, V_{SSd} = V_{SSa} = 0 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V_{DD}	V_{DD}	1.8	2.2	3.6	V
Input high-level voltage	V_{IH}1	CE, CL, DI	0.7 V_{DD}		6.5	V
	V_{IH}2	$\overline{IO1}$, $\overline{IO2}$	0.7 V_{DD}		7	V
Input low-level voltage	V_{IL}	CE, CL, DI, $\overline{IO1}$, $\overline{IO2}$	0		0.3 V_{DD}	V
Output voltage	V_O1	DO	0		6.5	V
	V_O2	$\overline{BO1}$ to $\overline{BO3}$, AOUT	0		13	V
	V_O3	$\overline{IO1}$, $\overline{IO2}$	0		7	V
Input frequency	f_{IN}1	XIN: V_{IN}1		75		kHz
	f_{IN}2	FMIN: V_{IN}2	10		250	MHz
	f_{IN}3	AMIN: V_{IN}3, SNS = 1	2		40	MHz
	f_{IN}4	AMIN: V_{IN}4, SNS = 0	0.5		10	MHz
	f_{IN}5	IFIN: V_{IN}5	0.4		12	MHz
Input amplitude	V_{IN}1	XIN: f_{IN}1	200		600	mVrms
	V_{IN}2-1	FMIN: f = 10 to 50 MHz	50		600	mVrms
	V_{IN}2-2	FMIN: f = 50 to 250 MHz	40		600	mVrms
	V_{IN}3	AMIN: f_{IN}3, SNS = 1	30		600	mVrms
	V_{IN}4	AMIN: f_{IN}4, SNS = 0	30		600	mVrms
	V_{IN}5-1	IFIN: f_{IN}5, IFS = 1	30		600	mVrms
	V_{IN}5-2	IFIN: f_{IN}5, IFS = 0	70		600	mVrms
Guaranteed crystal oscillator frequency	Xtal	XIN, XOUT *		75		kHz

* Note : Recommended crystal oscillator CI value : CI ≤ 35 kΩ (for a 75kHz crystal)
The circuit constants for the crystal oscillator circuit depend on the crystal used, the printed sircuit board pattem, and other items. Therefore we recommend consulting with the manfacturer of the crystal for evaluation and reliability.
The extremely high input impedance of the XIN pins means that applications must take the possibility of leakage into account.

Electrical Characteristics within the allowable operating ranges

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Internal feedback resistors	Rf1	XIN		8.0		MΩ
	Rf2	FMIN		500		kΩ
	Rf3	AMIN		500		kΩ
	Rf4	IFIN		500		kΩ
Internal pull-down resistors	Rpd1	FMIN		200		kΩ
	Rpd2	AMIN		200		kΩ
Internal output resistor	Rd	XOUT		250		kΩ
Hysteresis	V_{HIS}	CE, CL, DI, $\overline{IO1}$, $\overline{IO2}$		0.1 V_{DD}		V
Output high-level voltage	$V_{OH}1$	PD: I_O = –1 mA	V_{DD} – 0.5			V
	$V_{OH}2$	AIN (PDS) : I_O = – 2 mA (V_{DD} = 1.8 to 2.7 V)	V_{DD} – 0.5			V
		AIN (PDS) : I_O = – 4 mA (V_{DD} = 2.7 to 3.6 V)	V_{DD} – 0.5			V
Output low-level voltage	$V_{OL}1$	PD: I_O = 1 mA			0.5	V
	$V_{OL}2$	AIN (PDS) : I_O = 2 mA (V_{DD} = 1.8 to 2.7 V)			0.5	V
		AIN (PDS) : I_O = 4 mA (V_{DD} = 2.7 to 3.6 V)			0.5	V
	$V_{OL}3$	$\overline{BO1}$ to $\overline{BO3}$, $\overline{IO1}$, $\overline{IO2}$; I_O = 1 mA			0.2	V
		$\overline{BO1}$ to $\overline{BO3}$, $\overline{IO1}$, $\overline{IO2}$; I_O = 5 mA			1.0	V
		$\overline{BO1}$ to $\overline{BO3}$, $\overline{IO1}$, $\overline{IO2}$; I_O = 8 mA			1.6	V
	$V_{OL}4$	DO: I_O = 1 mA			0.2	V
		DO: I_O = 5 mA			1.0	V
	$V_{OL}5$	AOUT, I_O = 5 mA, A_{IN} = 1.2 V			1.5	V
Input high-level current	$I_{IH}1$	CE, CL, DI: V_I = 6.5 V			5.0	µA
	$I_{IH}2$	$\overline{IO1}$, $\overline{IO2}$: V_I = 7 V			5.0	µA
	$I_{IH}3$	XIN: V_I = V_{DD}	0.11	0.45	1.3	µA
	$I_{IH}4$	FMIN, AMIN: V_I = V_{DD}	1.8	7.2	22	µA
	$I_{IH}5$	IFIN: V_I = V_{DD}	1.8	7.2	22	µA
	$I_{IH}6$	AIN: V_I = V_{DD}			200	nA
Input low-level current	$I_{IL}1$	CE, CL, DI: V_I = 0 V			5.0	µA
	$I_{IL}2$	$\overline{IO1}$, $\overline{IO2}$: V_I = 0 V			5.0	µA
	$I_{IL}3$	XIN: V_I = 0 V	0.11	0.45	1.3	µA
	$I_{IL}4$	FMIN, AMIN: V_I = 0 V	1.8	7.2	22	µA
	$I_{IL}5$	IFIN: V_I = 0 V	1.8	7.2	22	µA
	$I_{IL}6$	AIN: V_I = 0 V			200	nA
Output off leakage current	$I_{OFF}1$	$\overline{BO1}$ to $\overline{BO3}$, AOUT: V_O = 13 V			5.0	µA
	$I_{OFF}2$	$\overline{IO1}$, $\overline{IO2}$: V_O = 7 V			5.0	µA
	$I_{OFF}3$	DO: V_O = 6.5 V			5.0	µA
High-level three-state off leakage current	I_{OFFH}	PD: V_O = V_{DD}		0.01	200	nA
Low-level three-state off leakage current	I_{OFFL}	PD: V_O = 0 V		0.01	200	nA
Input capacitance	C_{IN}	FMIN		6		pF
Supply current	$I_{DD}1$	V_{DD}: Xtal = 75 kHz, $f_{IN}2$ = 250 MHz, $V_{IN}2$ = 40 mVrms		4	10	mA
	$I_{DD}2$	V_{DD}: PLL block stopped (PLL inhibit), Xtal oscillator operating (Xtal = 75 kHz)		10		µA
	$I_{DD}3$	V_{DD}: PLL block stopped, Xtal oscillator stopped			10	µA

Pin Assignment



Top view

Block Diagram



Pin Descriptions

Symbol	Pin No.	Type	Functions	Circuit configuration
XIN XOUT	19 20	Xtal	• Crystal oscillator connections (75 kHz)	 A03414
FMIN	12	Local oscillator signal input	• FMIN is selected when the serial data input DVS bit is set to 1. • The input frequency range is from 10 to 250 MHz. • The input signal passes through the internal divide-by-two prescaler and is input to the swallow counter. • The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.	 A02599
AMIN	11	Local oscillator signal input	• AMIN is selected when the serial data input DVS bit is set to 0. • When the serial data input SNS bit is set to 1: — The input frequency range is 2 to 40 MHz. — The signal is directly input to the swallow counter. — The divisor can be in the range 272 to 65535, and the divisor used will be the value set. • When the serial data input SNS bit is set to 0: — The input frequency range is 0.5 to 10 MHz. — The signal is directly input to a 12-bit programmable divider. — The divisor can be in the range 4 to 4095, and the divisor used will be the value set.	 A02599
CE	1	Chip enable	• Set this pin high when inputting (DI) or outputting (DO) serial data. • Up to 6.5 V may be applied, regardless of the actual supply voltage (V_{DD}).	 A02600
DI	2	Input data	• Inputs serial data transferred from the controller to the LC72122V. • Up to 6.5 V may be applied, regardless of the actual supply voltage (V_{DD}).	 A02600
CL	3	Clock	• Used as the synchronization clock when inputting (DI) or outputting (DO) serial data. • Up to 6.5 V may be applied, regardless of the actual supply voltage (V_{DD}).	 A02600
DO	4	Output data	• Outputs serial data transferred from the LC72122V to the controller. The data output is determined by the DOC0 to DOC2 bits in the serial data.	 A02601
V_{DD}	13	Power supply	• The LC72122V power supply pin. (V_{DD} = 1.8 to 3.6 V) • The power on reset circuit operates when power is first applied.	
V_{SSd}	14	Ground	• The LC72122V ground	

Continued on next page.

Continued from preceding page.

Symbol	Pin No.	Type	Functions	Circuit configuration
$\overline{BO1}$ $\overline{BO2}$ $\overline{BO3}$	5 6 7	Output ports	• Dedicated outputs • The output states are determined by the BO1 to BO3 bits in the serial data. Data: 0 = open, 1= low • A time base signal (8 Hz) can be output from the $\overline{BO1}$ pin. (When the serial data TBC bit is set to 1.)	 A02601
$\overline{IO1}$ $\overline{IO2}$	8 9	Input or output ports	• I/O dual-use pins • The direction (input or output) is determined by bits IOC1 and IOC2 in the serial data. Data: 0 = input port, 1 = output port • When specified for use as input ports: The state of the input pin is transmitted to the controller over the DO pin. Input state: low = 0 data value high = 1 data value • When specified for use as output ports: The output states are determined by the IO1 and IO2 bits in the serial data. Data: 0 = open, 1 = low • These pins function as input pins following a power on reset.	 A02602
PD	15	Charge pump output	• PLL charge pump output When the frequency generated by dividing the local oscillator signal frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match.	 A02603
AIN AOUT Vssa	16 17 18	LPF amplifier transistor connections	• The n-channel MOS transistor used for the PLL active low-pass filter. • The AIN pin is connected internally to a fast locking sub-charge pump circuit (PDS). • Vssa is special-purpose ground pin.	 A02604
IFIN	10	IF counter	• Accepts an input in the frequency range 0.4 to 12 MHz. • The input signal is directly transmitted to the IF counter. • The result is output starting the MSB of the IF counter using the DO pin. • Four measurement periods are supported: 8, 16, 32, and 64 ms.	 A02599

Serial Data I/O Procedures

The LC72122V inputs and outputs data using the Sanyo CCB (computer control bus) audio IC serial bus format. This IC adopts an 8-bit address format CCB.

	I/O mode	Address								Function
		B0	B1	B2	B3	A0	A1	A2	A3	
1	IN1 (82)	0	0	0	1	0	1	0	0	• Control data input mode (serial data input) • 24 data bits are input. • See the “DI Control Data (serial data input) Structure” item for details on the meaning of the input data.
2	IN2 (92)	1	0	0	1	0	1	0	0	• Control data input mode (serial data input) • 24 data bits are input. • See the “DI Control Data (serial data input) Structure” item for details on the meaning of the input data.
3	OUT (A2)	0	1	0	1	0	1	0	0	• Data output mode (serial data output) • The number of bits output is equal to the number of clock cycles. • See the “DO Output Data (Serial Data Output) Structure” item for details on the meaning of the output data.



DI Control Data (serial data input) Structure

1. IN1 Mode



2. IN2 Mode



DI Control Data Descriptions

<table>
<tr><th>No.</th><th>Control block/data</th><th>Description</th><th>Related data</th></tr>
<tr><td>(1)</td><td>Programmable divider data
P0 to P15

DVS, SNS</td><td>• Data that sets the programmable divider
A binary value in which P15 is the MSB. The LSB changes depending on DVS and SNS.
(*: Don’t care.)
<table>
<tr><th>DVS</th><th>SNS</th><th>LSB</th><th>Divisor setting (N)</th><th>Actual divisor</th></tr>
<tr><td>1</td><td>*</td><td>P0</td><td>272 to 65535</td><td>Twice the value of the setting</td></tr>
<tr><td>0</td><td>1</td><td>P0</td><td>272 to 65535</td><td>The value of the setting</td></tr>
<tr><td>0</td><td>0</td><td>P4</td><td>4 to 4095</td><td>The value of the setting</td></tr>
</table>
Note: P0 to P3 are ignored when P4 is the LSB.
• Selects the signal input pin (AMIN or FMIN) for the programmable divider, switches the frequency range. (*: Don’t care.)
<table>
<tr><th>DVS</th><th>SNS</th><th>Input pin</th><th>Input frequency range</th></tr>
<tr><td>1</td><td>*</td><td>FMIN</td><td>10 to 250 MHz</td></tr>
<tr><td>0</td><td>1</td><td>AMIN</td><td>2 to 40 MHz</td></tr>
<tr><td>0</td><td>0</td><td>AMIN</td><td>0.5 to 10 MHz</td></tr>
</table>
Note: See the “Programmable Divider” item for details.</td><td></td></tr>
<tr><td>(2)</td><td>Reference divider data
R0 to R3</td><td>• Reference frequency (fref) selection data
<table>
<tr><th>R3</th><th>R2</th><th>R1</th><th>R0</th><th>Reference frequency (kHz)</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>25</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>25</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>25</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>25</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>12.5</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>6.25</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>3.125</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>3.125</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>5</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>5</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>2.5</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>3</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>15</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>PLL INHIBIT + Xtal OSC STOP</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>PLL INHIBIT</td></tr>
</table>
Note: PLL INHIBIT
The programmable divider and IF counter blocks are stopped, the FMIN, AMIN, and IFIN pins go to the pulled-down state, and the charge pump output pin goes to the high-impedance state.</td><td></td></tr>
<tr><td>(3)</td><td>IF counter control data
CTE

GT0, GT1</td><td>• IF counter measurement start specification
CTE = 1: Counter start
CTE = 0: Counter reset
• IF counter measurement time determination
<table>
<tr><th>GT1</th><th>GT0</th><th>Measurement time (ms)</th><th>Wait time (ms)</th></tr>
<tr><td>0</td><td>0</td><td>8</td><td>3 to 4</td></tr>
<tr><td>0</td><td>1</td><td>16</td><td>3 to 4</td></tr>
<tr><td>1</td><td>0</td><td>32</td><td>7 to 8</td></tr>
<tr><td>1</td><td>1</td><td>64</td><td>7 to 8</td></tr>
</table>
Note: See the “IF Counter Structure” item for details.</td><td>IFS</td></tr>
<tr><td>(4)</td><td>I/O port specification data
IOC1, IOC2</td><td>• Data that specifies input or output for the I/O dual-use pins ($\overline{IO1}$, $\overline{IO2}$)
Data: 0 = input mode, 1 = output mode</td><td></td></tr>
<tr><td>(5)</td><td>Output port data
BO1 to BO3, IO1, IO2</td><td>• $\overline{BO1}$ to $\overline{BO3}$, $\overline{IO1}$, and $\overline{IO2}$ output state data
Data: 0 = open, 1 = low
• “Data = 0: Open” is selected following a power-on reset.**</td><td>IOC1
IOC2</td></tr>
</table>

Continued on next page.

Continued from preceding page.

<table>
<tr><th>No.</th><th>Control block/data</th><th>Description</th><th>Related data</th></tr>
<tr><td>(6)</td><td>DO pin control data
DOC0, DOC1, DOC2</td><td>
• Data that determines DO pin output
<table>
<tr><th>DOC2</th><th>DOC1</th><th>DOC0</th><th>DO pin state</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>Open</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>Low when the unlock state is detected</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>end-UC*1</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>Open</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>Open</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>The $\overline{IO1}$ pin state*2</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>The $\overline{IO2}$ pin state*2</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>Open</td></tr>
</table>
The open state is selected following a power-on reset.
Note: 1. end-UC: IF counter measurement completion check


① When end-UC is set and an IF count is started (CTE = 0 → 1), the DO pin automatically goes to the open state.
② When the IF count measurement completes, the DO pin goes low and the count completion check operation is enabled.
③ The DO pin goes to the open state due to serial data I/O (CE: high).
2. Goes to the open state if the IO pin itself is set to be an output port.
Caution: The DO pin always goes to the open state during the data input period (during the period when CE is high in mode IN1 or IN2), regardless of the values of the DO pin control data (DOC0 to DOC2). Also, the DO pin outputs the content of the internal DO serial data in synchronization with the CL pin signal during the data output period (during the period when CE is high in the OUT mode) regardless of the values of the DO pin control data (DOC0 to DOC2).
</td><td>UL0, UL1,
CTE,
IOC1, IOC2</td></tr>
<tr><td>(7)</td><td>Unlock detection data
UL0, UL1</td><td>
• Selects the phase error (øE) detection range for PLL lock discrimination.
When a phase error greater than the specified range occurs, the LC72122V determines that the PLL is unlocked. (*: Don't care.)
<table>
<tr><th>UL1</th><th>UL0</th><th>øE detection width</th><th>Detector output</th></tr>
<tr><td>0</td><td>0</td><td>Stopped</td><td>Open</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>øE is output directly</td></tr>
<tr><td>1</td><td>*</td><td>±6.67 µs</td><td>øE is extended by 1 to 2 ms</td></tr>
</table>
Note: When unlocked, the DO pin goes low and the serial data output UL bit is 0.
</td><td>DOC0,
DOC1,
DOC2</td></tr>
<tr><td>(8)</td><td>Phase comparator
control data
DZ0, DZ1</td><td>
• Phase comparator dead zone control data
<table>
<tr><th>DZ1</th><th>DZ0</th><th>Dead zone mode</th></tr>
<tr><td>0</td><td>0</td><td>DZA</td></tr>
<tr><td>0</td><td>1</td><td>DZB</td></tr>
<tr><td>1</td><td>0</td><td>DZC</td></tr>
<tr><td>1</td><td>1</td><td>DZD</td></tr>
</table>
Dead zone width: DZA < DZB < DZC < DZD
</td><td></td></tr>
<tr><td>(9)</td><td>Clock time base
TBC</td><td>• An 8 Hz 40% duty clock time base signal can be output from $\overline{BO1}$ by setting TBC to 1. (The BO1 data will be ignored.)</td><td>BO1</td></tr>
<tr><td>(10)</td><td>Charge pump control data
DLC</td><td>
• Data that forcibly controls the charge pump output
<table>
<tr><th>DLC</th><th>Charge pump output</th></tr>
<tr><td>0</td><td>Normal operation</td></tr>
<tr><td>1</td><td>Forced low</td></tr>
</table>
Note: The LC72122V provides a technique for escaping from deadlock by setting Vtune to V_{CC} (deadlock clear circuit). This is used when the circuit is deadlocked due to the VCO oscillator being stopped by the VCO control voltage (Vtune) being 0 V.
</td><td></td></tr>
</table>

Continued on next page.

Continued from preceding page.

No.	Control block/data	Description	Related data
(11)	IF counter control data IFS	• IFIN pin input sensitivity control data. This data should be set to 1 in normal operation. Setting this data to 0 switches the LC72122V to a reduced input sensitivity mode in which the sensitivity is reduced by 10 to 30 mVrms.	
(12)	Sub-charge pump control data SUBC	• This data controls the sub-charge pump (PDS) which is provided for fast locking. By setting SUBC to 1, applications can set the sub-charge pump circuit to the operating state and increase the speed of frequency looking.	UL0, UL1
(13)	IC test data TEST 0 to TEST2	• IC test data TEST0 TEST1 TEST2 } All three bits must be set to 0. All the test data is set to 0 at a power-on reset.**	
(14)	DNC	Data is set to 0	

**Note : Although the IC is initialized after power is first applied by the power on reset circuit, applications must also send a full set of data over the CCB bus immediately after power is first applied to assure safe and stable operation.

DO Output Data (Serial Data Output) Structure

3. OUT mode



DO Output Data

No.	Control block/data	Description	Related data
(1)	I/O port data I2, I1	• Data latched from the states of the I/O ports, pins $\overline{IO1}$ and $\overline{IO2}$. • This data reflects the pin states, regardless of whether they are in input or output mode. • The data is latched when OUT mode is selected. I1 ← $\overline{IO1}$ pin state } High: 1 I2 ← $\overline{IO2}$ pin state } Low: 0	IOC1, IOC2
(2)	PLL unlock data UL	• Data latched from the state of the unlock detection circuit UL ← 0: Unlocked UL ← 1: Locked or in detection stopped mode	UL0, UL1
(3)	IF counter binary data C19 to C0	• Data latched from the state of the IF counter, which is a 20-bit binary counter. C19 ← Binary counter MSB C0 ← Binary counter LSB	CTE, GT0, GT1

Serial Data Input (IN1/IN2) t_{SU}, t_{HD}, t_{EL}, t_{ES}, t_{EH}, ≥ 0.75 µs, t_{LC} < 0.75 µs

1. CL: Normal high



2. CL: Normal low



Serial Data Output (OUT) t_{SU}, t_{HD}, t_{EL}, t_{ES}, t_{EH}, ≥ 0.75 µs, t_{DC}, t_{DH} < 0.35 µs

1. CL: Normal high



2. CL: Normal low



Note: Since the DO pin is an n-channel open drain circuit, the times for the data to change (t_{DC} and t_{DH}) will differ depending on the value of the pull-up resistor, printed circuit board capacitance.

Serial Data Timing



CL Stopped at the Low Level



CL Stopped at the High Level

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Data setup time	t_{SU}	DI, CL		0.75			µs
Data hold time	t_{HD}	DI, CL		0.75			µs
Clock low-level time	t_{CL}	CL		0.75			µs
Clock high-level time	t_{CH}	CL		0.75			µs
CE wait time	t_{EL}	CE, CL		0.75			µs
CE setup time	t_{ES}	CE, CL		0.75			µs
CE hold time	t_{EH}	CE, CL		0.75			µs
Data latch change time	t_{LC}					0.75	µs
Data output time	t_{DC}	DO, CL	These times depend on the pull-up resistance and the printed circuit board capacitances.			0.35	µs
	t_{DH}	DO, CE				0.35	µs

Programmable Divider Structure



	DVS	SNS	Input pin	Set divisor	Actual divisor: N	Input frequency range (MHz)
A	1	*	FMIN	272 to 65535	Twice the set value	10 to 250
B	0	1	AMIN	272 to 65535	The set value	2 to 40
C	0	0	AMIN	4 to 4095	The set value	0.5 to 10

Note: * Don't care.

Sample Programmable Divider Divisor Calculations

1. For a 50 kHz FM step size (DVS = 1, SNS = *: FMIN selected)
   - FM RF = 90.0 MHz (IF = +10.7 MHz)
     FM VCO = 100.7 MHz
     PLL fref = 25 kHz (R0 to R1 = 1, R2 to R3 = 0)
     100.7 MHz (FM VCO) ÷ 25 kHz (fref) ÷ 2 (FMIN: divide-by-two prescaler) = 2014 → 07DE (HEX)



2. For a 5 kHz SW step size (DVS = 0, SNS = 1: AMIN high-speed side selected)
   - SW RF = 21.75 MHz (IF = +450 kHz)
     SW VCO = 22.20 MHz
     PLL fref = 5 kHz (R0 to R2 = 0, R3 = 1)
     22.2 MHz (SW VCO) ÷ 5 kHz (fref) = 4440 → 1158 (HEX)



3. For a 9 kHz MW step size (DVS = 0, SNS = 0: AMIN low-speed side selected)
   - MW RF = 1008 kHz (IF = +450 kHz)
     MW VCO = 1458 kHz
     PLL fref = 3 kHz (R0 to R1 = 0, R2 to R3 = 1)
     1458 kHz (MW VCO) ÷ 3 kHz (fref) = 486 → 1E6 (HEX)



IF Counter Structure

The LC72122V IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN pin as its input. The result of the count can be read out serially, MSB first, from the DO pin.



GT1	GT0	Measurement time	
		Measurement period (GT) (ms)	Wait time (t_{WU}) (ms)
0	0	8	3 to 4
0	1	16	3 to 4
1	0	32	7 to 8
1	1	64	7 to 8

The IF frequency (Fc) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

$$Fc = \frac{C}{GT} \qquad (C = Fc \times GT) \qquad C: \text{count value (number of pulses)}$$

Sample IF Counter Frequency Calculations

1. For a measurement time (GT) of 32 ms and a count value (C) of 53980 (hexadecimal), which is 342,400 (decimal)
   IF frequency (Fc) = 342,400 ÷ 32 ms = 10.7 MHz



2. For a measurement time (GT) of 8 ms and a count value (C) of E10 (hexadecimal), which is 3600 (decimal)
   IF frequency (Fc) = 3600 ÷ 8 ms = 450 kHz



IF Counter Operation



Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0. The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72122V when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF count at the end of the measurement period must be read out during the period CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microcontroller must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Auto-search techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.
If the auto-search technique is implemented using only the IF counter in combination with an IF-IC without SD output, sensitivity-degradation mode (IFS = 0) should be selected.

IFIN Minimum Sensitivity Ratings

f(MHz)

IFS	0.4 ≤ f < 0.5	0.5 ≤ f < 8	8 ≤ f ≤ 12
1: Normal mode	30mVrms (0.1 to 3mVrms)	30mVrms	30mVrms (1 to 10mVrms)
0: Degradation mode	70mVrms (5 to 15mVrms)	70mVrms	70mVrms (20 to 40mVrms)

Note:Values in parentheses are actual performance values presented as reference data.

Unlock Detection Timing

1. Unlock Detection Determination Timing
   Unlock detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.



Figure 1 Unlock Detection Timing

For example, if fref is 1 kHz (and thus the period is 1 ms), after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state.



Figure 2 Circuit Structure

2. Unlock Detection Software



Figure 3

3. When Outputting Unlock Data Using Serial Data Output:
   Once the LC72122V detects an unlocked state, it does not reset the unlock data (UL) until the next data output (or data input) operation is performed. At the data output ① point in Figure 3, although the VCO frequency is stable (locked), the unlock data remains set to the unlocked state since no data output has been performed since the value of N was changed. Thus, even though the frequency became stable (locked), from the point of view of the data, the circuit is in the unlocked state. Therefore, the data output ① immediately following a change to the value of N should be seen as a dummy data, and the data from the second data output (data output ②) and later outputs should be seen as valid data.



Lock Determination Flowchart

When directly outputting data from the DO pin (set up by the DO pin control data)

Since the DO pin outputs the unlocked state (locked: high, unlocked: low) the timing considerations in the technique described in the previous section are not necessary. After changing the value of N, the locked state can be determined after waiting at least two periods of the reference frequency.

Notes on Clock Time Base Usage

When the clock time base output is used, the value of the pull-up resistor for the output pin ($\overline{BO1}$) must be at least 100 kΩ. We recommend the use of a Schmitt input on the receiving controller (microprocessor) to prevent chattering.This is to avoid degradation of the VCO C/N characteristics when using the built-in low-pass filter transistor to form the loop filter. Since the clock time base output pin and the low-pass filter transistor ground are the same mode in the IC, the time base output pin current fluctuations must be suppressed to limit the influence on the low-pass filter.



Other Items

1. Notes on the Phase Comparator Dead Zone

DZ1	DZ0	Dead-zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	– –0 s
0	1	DZB	ON/ON	–0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	+ +0 s

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits. Since the characteristics may change with the supply voltage, an optimal dead zone must be selected for the actual end product itself. The table shows the state when V_{DD} is 2.2 V (typical). As the supply voltage increases, the charge pump circuit tends to go to the ON/ON state.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

Dead Zone

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference ø (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.
However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularly-priced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.



Figure 4



Figure 5

2. Notes on the FMIN, AMIN, and IFIN Pins
   Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.

3. Notes on IF Counting → SD must be used in conjunction with the IF counting time
   When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.

4. DO Pin Usage Techniques
   In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.

5. Power Supply Pins
   A capacitor must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. This capacitor must be placed as close as possible to the V_{DD} and V_{SS} pins.

6. Note on VCO designing
   VCO (local oscillator) must keep its oscillation even if the control voltage (Vtune) goes to 0V. When there is a possibility of oscillation halt, Vtune must be forcibly set to V_{CC} temporarily to prevent the PLL from being deadlocked. (Deadlock clear circuit)

7. Structure of the sub-charge pump circuit provided for high-speed frequency locking



The fast locking sub-charge pump circuit (PDS) is controlled by the SUBC control signal.
When the PDS circuit is operating, the effective resistance of R1 is reduced to about 250 Ω.
This reduces the locking time.

Note that during normal reception, SUBC should be set to 0 to stop PDS circuit operation, and SUBC should be set to 1 to operate the PDS circuit when changing stations.

Pin States at a Power-On Reset



Note: Although the IC is initialized after power is first applied by the power on reset circuit, applications must also send a full set of data over the CCB bus immediately after power is first applied to assure safe and stable operation.

Sample Application System