



# 第19届中国 Linux内核开发者大会

#### 變助单位























#### 支持单位



迪捷软件







#### 支持社区&媒体

**CSDN** 

云巅论剑





InfoQ

**51CTO** 

开源江湖

2024年10月 湖北•武汉



2024

## RISC-V架构下的PMU虚拟化直通方案

路旭 字节跳动虚拟化工程师 01 PMU虚拟化背景介绍

02 RISC-V PMU演进&现状

03 RISC-V PMU直通方案

01 PMU虚拟化背景介绍

02 RISC-V PMU演进&现状


03 RISC-V PMU直通方案


### perf list

cpu-cycles OR cycles Instructions branch-instructions OR branches	[Hardware event] [Hardware event] [Hardware event]
alignment-faults page-faults OR faults cpu-migrations OR migrations	[Software event] [Software event] [Software event]
L1-dcache-load-misses L1-dcache-loads L1-dcache-stores	[Hardware cache event] [Hardware cache event] [Hardware cache event]
alarmtimer:alarmtimer_cancel alarmtimer:alarmtimer_fired alarmtimer:alarmtimer_start	[Tracepoint event] [Tracepoint event] [Tracepoint event]










sample per-cgroup instructions&cycles in VM: 1.03 millions rdpmc VMEXITs / 1.68 million total VMEXITS

Problem1: PMU not fully passed through

Problem2: Host loses profile capability





PMC Passthrough: https://lwn.net/Articles/959653/


01 PMU虚拟化背景介绍


02 RISC-V PMU演进&现状


03 RISC-V PMU直通方案












perf record -e instructions -c 1000000 ls: 5 ovf irqs, 57 VMEXITs, 202 sbi calls

#### Original Core PMU Architecture + Snapshot




snapshot: https://lore.kernel.org/all/20240420151741.962500-10-atishp@rivosinc.com/perf record -e instructions -c 1000000 ls: 5 ovf irqs, 58 VMEXITs, 204 sbi calls

#### Original Core PMU Architecture + Snapshot + Smcdeleg/Shlcofideleg



smcdeleg: https://lore.kernel.org/all/20240723-counter\_delegation-v2-0-c4170a5348ca@rivosinc.com/perf record -e instructions -c 1000000 ls: 5 ovf irqs, 47 VMEXITs, 0 sbi calls

Problem1: PMU not fully passed through Problem2: Host loses profile capability




01 PMU虚拟化背景介绍

02 RISC-V PMU演进&现状

03 RISC-V PMU直通方案

#### Solution for Problem1: PMU not fully passed through




 PMU CTRL & COUNT registers totally passed through

 For PMU registers passed through, hardware events limited to VS/VU mode only

Hardware requirement for thorough PMU passthrough

#### Solution for Problem2: Host loses profile capability




 PMU registers should support finergrained delegation

 PMU overflow interrupt should support finer-grained delegation

Hardware requirement for host's profiling capabilities


#### Solution for Problem2: Host loses profile capability



 PMU registers should support finergrained delegation

PMU overflow interrupt should support finer-grained delegation

Hardware requirement for host's profiling capabilities




#### For guest

- The first several PMU registers/interrupt passed through (16, e.g.)
- Guest sees and directly access all 16 PMU register pairs

#### For host

- Reserve the last PMU registers for host sampling (not delegated to VS)
- PMU registers allocation method updated (choose the last indexes first)




- For single VCPU
  - No need to save/restore PMU registers when VMEXIT/VMENTER as PMU passed-through do not sample non VS/VU mode



- For CPU oversubscription
  - Save VCPU's PMU registers only when
    - A different VCPU runs on the same CPU
    - VCPU is to be migrated
  - Restore VCPU's PMU registers when
    - VCPU runs on a new VCPU
    - VCPU is not the last one on the same
       CPU



- For CPU oversubscription
  - Save VCPU's PMU registers only when
    - A different VCPU runs on the same CPU
    - VCPU is to be migrated
  - Restore VCPU's PMU registers when
    - VCPU runs on a new VCPU
    - VCPU is not the last one on the same
       CPU



https://lists.riscv.org/g/sig-perf-analysis/topic/tech\_performance\_event\_sampling/107881217

