# Running the UVM-ML Demos

UVM-ML version 1.5.1

23 August, 2015

Copyright © 2015 Cadence Design Systems, Inc. (Cadence). All rights reserved. Cadence Design Systems, Inc., 2655 Seely Ave., San Jose, CA 95134, USA.

Copyright © 2013 Advanced Micro Devices, Inc. (AMD). All rights reserved. Advanced Micro Devices, Inc., One AMD Place, P.O. Box 3453, Sunnyvale, CA 94088, USA.

This product is licensed under the Apache Software Foundation's Apache License, Version 2.0 (the "License") January 2004. The full license is available at: <a href="http://www.apache.org/licenses/LICENSE-2.0.">http://www.apache.org/licenses/LICENSE-2.0.</a>

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

#### **Notices**

Questions or suggestions relating to this document or product can be sent to

support uvm ml@cadence.com

# Contents

Introduction	4
first_time_demo.sh: Producer / Consumer SC-SV-e	4
Running the demo	5
Content of the demo directory	6
Demo Scenario	6
Additional Demos in the Examples Directory	7
use_cases directory	7
Features directory	8
ex single lang uvcs lib	10

#### Introduction

This document provides you with the information you need to run and view the results of the demos that are supplied with the UVM-ML OA package (under *examples* directory).

If you need an introduction to UVM-ML OA, read the "Basic Concepts" chapter in the *UVM-ML OA Reference*. For more information about UVM, go to UVM World at: http://www.uvmworld.org.

#### first\_time\_demo.sh: Producer / Consumer SC-SV-e

The purpose of this demo is to demonstrate a multiple tops environment and usage of TLM ports. This "first-time" demo is a side by side example (parallel trees) as opposed to unified hierarchy (one tree with multiple frameworks). The demo connects all three framework environments (SyetemVerilog, SystemC and e) using blocking and non-blocking TLM1 and TLM2 interfaces. The demo can be invoked with \$UVM\_ML\_HOME/ml/examples/first\_time\_demo.sh.

Note that you can additionally find small versions of side-by-side environments between two frameworks under \$UVM\_ML\_HOME/ml/examples/features/tlm1/prod\_cons and \$UVM\_ML\_HOME/ml/examples/features/tlm2/prod\_cons.

The following figure illustrates the architecture of this SC-SV-*e* example.




Figure 1: "First-Time" Demo Architecture (SV+SC+e)

#### Running the demo

Before you run this demo, ensure that the installation and setup steps described in *README\_INSTALLATION.txt* were successful. This file can be found at the top of the installed package, in the \$UVM ML HOME/ml/ directory.

Execute the example as follows:

```
% source $UVM ML HOME/ml/examples/first time demo.sh <IES|VCS|QUESTA> [-gui]
```

To see what steps are taken by the demo script, go to the directory of the example itself and use the -dry option:

```
% $UVM_ML_HOME/ml/examples/use_cases/side_by_side/sc_sv_e /demo.sh <IES|VCS|
QUESTA> -dry
```

5

## Content of the demo directory

first\_time\_demo.sh runs the example which resides under \$UVM\_ML\_HOME/ml/examples/use\_cases/side\_by\_side/sc\_sv\_e. This directory contains the following files:

- PACKAGE README.txt—Instructions for running the demo
- consumer.e e code for the consumer
- consumer.h SystemC code for the consumer
- consumer.sv SystemVerilog code for the consumer
- demo.sh—A shell script to invoke the demo
- packet.e e code for the TLM1 packet
- packet.h SystemC code for the TLM1 packet
- packet.sv SystemVerilog code for the TLM1 packet
- producer.e e code for the producer
- producer.h SystemC code for the producer
- producer.sv SystemVerilog code for the producer
- sctop.cpp SystemC code for the top components
- svtop.sv—SystemVerilog code for the top components
- top.e e code for the top components
- Makefile—The *makefile* to build and run the demo
- Makefile.ies—A *makefile* used for IES simulation
- Makefile.vcs—A makefile used for VCS simulation
- Makefile.questa A makefile used for Questa simulation

#### **Demo Scenario**

The demo executes in batch mode, and the output shows six sections of transactions passing from producer to consumer, which represent all combinations of blocking/non-blocking, TLM1/TLM2, and SystemVerilog, SystemC and e as either initiator or target. This means that this includes the following transactions from producer to consumer:

- o non-blocking TLM2 transactions from producer to consumer
- o blocking TLM2 transactions from producer to consumer
- o non-blocking TLM1 transactions from producer to consumer
- o blocking TLM1 transactions from producer to consumer

while there are six combination of producer and consumer: (e/SystemVerilog, e/SystemC, SystemVerilog/e, SystemVerilog/SystemC, SystemC/e, SystemC/SystemVerilog).

The following listing is an excerpt from the log file that is generated by the demo.

```
Running the test ...
UVM INFO @ 0: uvm test top.sv env.producer 1 [producer 1]
*** Starting non-blocking TLM2 transactions from SV to e
UVM INFO @ 0: uvm test top.sv env.producer 1 [producer 1] SV producer sends
64: 33 cb 67 08
[0] consumer-@7: Received nb transport fw WRITE 0x33 0xcb 0x67 0x08
UVM INFO @ 5: uvm test top.sv env.producer 1 [producer 1] SV producer sends
64: 00 00 00 00
[5] consumer-@7: Received nb transport fw READ 0x33 0xcb 0x67 0x08
UVM INFO @ 5: uvm test top.sv env.producer 1 [producer 1] SV producer received
64: 33 cb 67 08
UVM INFO @ 10: uvm test top.sv env.producer 1 [producer 1]
*** Starting Blocking TLM1 transactions from SC to SV
[400 ns] SC producer::sending T packet: 17
UVM_INFO @ 400: uvm_test_top.sv_env.consumer_2 [consumer_2] SV consumer::put
                                                                                       17
UVM_INFO @ 401: uvm_test_top.sv_env.consumer_2 [consumer_2] SV consumer::put returns
[401 ns] SC producer::sent T packet: 17
[405 ns] SC producer::sending T packet: 18
UVM INFO @ 405: uvm test top.sv env.consumer 2 [consumer 2] SV consumer::put
                                                                                       18
UVM_INFO @ 406: uvm_test_top.sv_env.consumer_2 [consumer_2] SV consumer::put returns
[406 ns] SC producer::sent T packet: 18
[410 ns] SC producer::sending T packet: 19
UVM INFO @ 410: uvm test top.sv env.consumer 2 [consumer 2] SV consumer::put
                                                                                       19
UVM INFO @ 411: uvm test top.sv env.consumer 2 [consumer 2] SV consumer::put returns
[411 ns] SC producer::sent T packet: 19
UVM INFO @ 600: uvm test top.sv env.consumer 1 [consumer 1] ** UVM TEST PASSED **
```

In each section you can see messages from two language frameworks, including the time stamps indicating coordinated simulation.

The first section in the listing above, shows non-blocking TLM2 transactions generated in the SystemVerilog framework, targeted to the e consumer. The transactions containing random address and data are written to the e framework and then read back, comparing the result to the original transaction.

## **Additional Demos in the Examples Directory**

The \$UVM\_ML\_HOME/ml/examples directory contains in addition to **first\_time\_demo.sh** numerous other examples, organized into three sub-directories:

## use\_cases directory

The use-case examples utilize multiple features of UVM-ML OA using two different topologies: side-by-side (parallel trees) and unified hierarchy (single tree). The unified-hierarchy multi-language environments, e\_over\_sv and sv\_over\_e, demonstrate also sequence layering and hierarchical configuration. Each example has a document describing the example and how to run it.

This is the structure of the directory:

- use cases/
  - e\_over\_sv/ sequence layering in hierarchical environment
  - side\_by\_side/ multiple verification components communicating via TLM
    - sc\_sv/ producer consumer example
    - o sc\_sv\_e/ producer consumer example with 3 frameworks
    - sv\_e/ producer consumer example
    - o sc reusable transactor with uvm reg/-SV uvm reg with a SC transactor
  - sv\_over\_e/ sequence layering in hierarchical environment

#### **Features directory**

This directory contains small feature oriented examples that demonstrate how to use specific features provided by UVM-ML OA.

This is the structure of the directory:

- features/
  - configuration/ ML configuration
    - e\_sv/ e code configuring SystemVerilog
      - generation\_control/
         - e code configuring build time parameters of
         SystemVerilog
    - o sv\_e/ SystemVerilog code configuring e
      - sv\_get\_config/
         e code configuring SystemVerilog
         sv\_set\_config/
         SystemVerilog code configuring e
    - sv\_set\_config/SystemVerilog code configuring e
    - sv\_sc/ SystemVerilog code configuring SystemC
      sc top sv subtree/ SystemC code configuring SystemVerilog
      - sc\_top\_sv\_subtree/ SystemC code configuring SystemVerilog
         sv\_top\_config\_db\_ud\_types/ SystemVerilog code configuring SS using
    - uvm\_config\_db
       sv\_top\_sc\_subtree/ SystemVerilog code configuring SystemC
  - phasing/ ML phasing

o sv\_sc/

- priasing/ IVIL priasi
  - sc\_phasing/- Alignment of the pre-run, runtime and post-run phases between
     SystemVerilog and SystemC
- sequences/ pointer to sequence layering examples in use\_cases
- stub\_unit/ stub unit example for e environment instantiated under SystemVerilog
   sv\_e/
- synchronization/ SystemVerilog-SystemC synchronization capabilities
  - O SC\_SV
    - barrier/ using barriersevent/ using events
    - time/ demonstrates fine synchronization with OSCI SystemC

- tcl\_debug/ debug capabilities
  - print\_tree/ printing the ML hierarchy
  - stop\_phase/ managing phase breakpoints
- tlm1/ TLM1 communication between frameworks
  - o prod cons/ side by side producer consumer examples
    - e\_sv\_tlm1/ blocking and non-blocking from e to SystemVerilog
    - sc\_sv\_tlm1/ blocking and non-blocking from SystemC to SystemVerilog
    - sv\_e\_tlm1/ blocking and non-blocking from SystemVerilog to e
    - sv\_sc\_tlm1/ blocking and non-blocking from SystemVerilog to SystemC
  - o sc sv/
    - TLM1\_all\_if/ all TLM1 interfaces
    - analysis if/ simple example of analysis port
    - sv\_with\_sc\_ref\_model/ SystemC reference model in SystemVerilog environment
  - o sv\_e/
    - e\_sv\_blocking\_get/ e code getting packet from SystemVerilog
    - queue\_template/ e code transferring complex data structure containing queue
- tlm2/ TLM2 communication between frameworks
  - prod\_cons/ side by side producer consumer examples
    - e\_sv\_tlm2/
       blocking and non-blocking from e to SystemVerilog
    - sc\_sv\_tlm2/ blocking and non-blocking from SystemC to SystemVerilog
    - sv\_e\_tlm2/ blocking and non-blocking from SystemVerilog to e
    - sv sc tlm2/ blocking and non-blocking from SystemVerilog to SystemC
  - o sc\_sv/
    - sc\_initiator\_sv\_target/ blocking and non-blocking from SystemC to SystemVerilog
    - sc initiator sv target sc connect/ connect in constructor
    - sc\_initiator\_sv\_target\_sc\_connect\_static\_vars/ using DPI-C to coordinate end
      of test
    - sc\_initiator\_sv\_target\_w\_ext/ using generic payload extensions
    - sv\_initiator\_sc\_target/ blocking and non-blocking from
       SystemVerilog to SystemC
  - o sv e/
    - e\_initiator\_sv\_target/ non-blocking transaction from e to SystemVerilog
  - sv\_sv/ TLM2 between two SystemVerilog environments
    - sv\_sv\_blocking/ blocking transactions
    - sv\_sv\_nonblocking/ non-blocking transactions
- unified hierarchy/ unified hierarchy demonstrated

- o sc\_e/
  - e\_top\_sc\_subtree/ SystemC component in e environment with analysis port
  - sc\_top\_e\_subtree/ e code instantiated under SystemC with analysis port
- o sc\_sv/
  - prod\_cons/ SystemC component in SystemVerilog environment with TLM2
  - sc\_top\_sv\_subtree/ SystemVerilog verification component in SystemC environment with analysis port
  - sv\_top\_sc\_subtree/ SystemC verification component in SystemVerilog environment with analysis port
- sv\_e/
  - e\_top\_sv\_subtree/ SystemVerilog verification component in e environment with analysis port
  - prod\_cons/ e verification component in SystemVerilog environment with TLM2
  - sv\_top\_e\_subtree/ e verification component in SystemVerilog environment with analysis port
  - e\_top\_sv\_tlm2 SystemVerilog code in e environment using TLM2

#### ex\_single\_lang\_uvcs\_lib

This directory contains example single-language UVCs. These are used by some of the ML examples to demonstrate reuse of UVCs in multi-language environments.

This is the structure of the directory:

- ex\_single\_lang\_uvcs\_lib/ example UVCs used in other examples
  - ubus\_sv/ UBUS from UVM-SystemVerilog
  - xbus\_simple/ XBUS from UVM-e