## **Integration Manual**

for MPC574XG SPI Driver

Document Number: IM35SPIASR4.2 Rev0002R1.0.0

Rev. 1.0



## **Contents**

Se	ection number Title	Page
	Chapter 1 Revision History	
	Chapter 2 Introduction	
2.1	Supported Derivatives	9
2.2	2 Overview	10
2.3	3 About this Manual	10
2.4	4 Acronyms and Definitions	11
2.5	5 Reference List	11
	Chapter 3 Building the Driver	
3.1	Build Options	13
	3.1.1 GHS Compiler/Linker/Assembler Options	13
	3.1.2 DIAB Compiler/Linker/Assembler Options	15
3.2	2 Files required for Compilation	17
3.3	Setting up the Plug-ins	19
	3.3.1 DMA configuration	20
	Chapter 4 Function calls to module	
4.1	Function Calls during Start-up.	23
4.2	2 Function Calls during Shutdown	23
4.3	Function Calls during Wake-up	23
	Chapter 5 Module requirements	
5.1	Exclusive areas to be defined in BSW scheduler	25
5.2	Peripheral Hardware Requirements	26
5.3	3 ISR to configure within OS - dependencies	26
	5.3.1 Function Spi_Dspi_IsrTCF_DSPI_0	28

Se	ction	number Title	Page
	5.3.2	Function Spi_Dspi_IsrTCF_DSPI_1	28
	5.3.3	Function Spi_Dspi_IsrTCF_DSPI_2	29
	5.3.4	Function Spi_Dspi_IsrTCF_DSPI_3	29
	5.3.5	Function Spi_Dspi_IsrTCF_SPI_0	30
	5.3.6	Function Spi_Dspi_IsrTCF_SPI_1	30
	5.3.7	Function Spi_Dspi_IsrTCF_SPI_2	30
	5.3.8	Function Spi_Dspi_IsrTCF_SPI_3	31
	5.3.9	Function Spi_Dspi_IsrTCF_SPI_4	31
	5.3.10	Function Spi_Dspi_IsrTCF_SPI_5	32
	5.3.11	Function Spi_Dspi_IsrRxDma_DSPI_0.	32
	5.3.12	Function Spi_Dspi_IsrRxDma_DSPI_1	32
	5.3.13	Function Spi_Dspi_IsrRxDma_DSPI_2.	33
	5.3.14	Function Spi_Dspi_IsrRxDma_DSPI_3	33
	5.3.15	Function Spi_Dspi_IsrRxDma_SPI_0.	33
	5.3.16	Function Spi_Dspi_IsrRxDma_SPI_1	34
	5.3.17	Function Spi_Dspi_IsrRxDma_SPI_2	34
	5.3.18	Function Spi_Dspi_IsrRxDma_SPI_3	34
	5.3.19	Function Spi_Dspi_IsrRxDma_SPI_4	35
	5.3.20	Function Spi_Dspi_IsrRxDma_SPI_5	35
5.4	ISR Ma	асто	35
5.5	Other A	AUTOSAR modules - dependencies	36
6.6	Data C	ache Restriction	37
5.7	User M	Iode Support	38
		Chapter 6 Main API Requirements	
5.1	Main f	unctions calls within BSW scheduler	39
5.2	API Re	equirements	39
5.3	Calls to	Notification Functions, Callbacks, Callouts	39
		Oboutou 7	

Section number	Title	Page
	Memory Allocation	
7.1 Sections to be defined in	ı Spi_MemMap.h	41
7.2 Linker command file		42
	Chapter 8 Configuration parameters considerations	
8.1 Configuration Parameter	Chapter 9	43
	Chapter 9 Integration Steps	
	Chapter 10 External Assumptions for SPI driver	

# **Chapter 1 Revision History**

Table 1-1. Revision History

Revision	Date	Author	Description
1.0	17/02/2017	Nghiem Toan	Calypso ASR4.2 RTM 1.0.0 Release

## **Chapter 2 Introduction**

This integration manual describes the integration requirements for SPI Driver for MPC574XG microcontrollers.

## 2.1 Supported Derivatives

The software described in this document is intented to be used with the following microcontroller devices of NXP Semiconductor .

Table 2-1. MPC574XG Derivatives

NXP Semiconductor	MPC5748G_LQFP176,
	MPC5748G_MAPBGA256,
	MPC5748G_MAPBGA324,
	MPC5747G_LQFP176,
	MPC5747G_MAPBGA256,
	MPC5747G_MAPBGA324,
	MPC5746G_LQFP176,
	MPC5746G_MAPBGA256,
	MPC5746G_MAPBGA324,
	MPC5748C_LQFP176,
	MPC5748C_MAPBGA256,
	MPC5748C_MAPBGA324,
	MPC5747C_LQFP176,
	MPC5747C_MAPBGA256,
	MPC5747C_MAPBGA324,
	MPC5746C_LQFP176,
	MPC5746C_MAPBGA256,
	MPC5746C_MAPBGA324,
	MPC5746C_MAPBGA100,
	MPC5745C_LQFP176,
	MPC5745C_MAPBGA256,
	MPC5745C_MAPBGA100,
	MPC5744C_LQFP176,
	MPC5744C_MAPBGA256,
	MPC5744C_MAPBGA100,
	MPC5746B_LQFP176,
	MPC5746B_MAPBGA256,
	MPC5746B_MAPBGA100,
	MPC5744B_LQFP176,
	MPC5744B_MAPBGA256,

#### Table 2-1. MPC574XG Derivatives

MPC5744B_MAPBGA100,
MPC5745B_LQFP176,
MPC5745B_MAPBGA256,
MPC5745B_MAPBGA100

All of the above microcontroller devices are collectively named as MPC574XG.

#### 2.2 Overview

**AUTOSAR** (**AUTomotive Open System ARchitecture**) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

#### **AUTOSAR**

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

## 2.3 About this Manual

This Technical Reference employs the following typographical conventions:

**Boldface** type: Bold is used for important terms, notes and warnings.

*Italic* font: Italic typeface is used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

## 2.4 Acronyms and Definitions

Table 2-2. Acronyms and Definitions

Term	Definition
API	Application Programming Interface
AUTOSAR	Automotive Open System Architecture
BSMI	Basic Software Make file Interface
CS	Chip Select
DEM	Diagnostic Event Manager
DET	Development Error Tracer
ECU	Electronic Control Unit
FIFO	First In First Out
MIDE	Multi Integrated Development Environment
MCU	Micro Controller Unit
LSB	Least Significant Bit
MSB	Most Significant Bit
RAM	Random Access Memory
SIU	Systems Integration Unit
SPI	Serial Peripheral Interface
sws	Software Specification
VLE	Variable Length Encoding
XML	Extensible Markup Language
BSW	Basic Software
N/A	Not Applicable
ISR	Interrupt Service Routine
os	Operating System
MCU	Microcontroller Unit
GUI	Graphical User Interface
PB Variant	Post Build Variant
PC Variant	Pre Compile Variant
LT Variant	Link Time Variant

## 2.5 Reference List

Table 2-3. Reference List

#	Title	Version
1	AUTOSAR 4.2 Rev0002SPI Driver Software Specification Document.	R4.2 Rev 002

Table continues on the next page...

Integration Manual, Rev. 1.0

#### Reference List

## Table 2-3. Reference List (continued)

#	Title	Version
2	MPC5748G Reference Manual	Rev. 5, 12/2016
3	MPC5746C Reference Manual	Rev. 4, 12/2016
4	MPC5748G_1N81M_Rev.2 (official document) (1N81M)	Jun-16
5	MPC5748G_1N81M_0N78S_Comparison_Summary_v 2_0 (internal document) (1N81M, 0N78S)	31.10.2016
6	MPC5746C_1N06M_Rev.4 (official document) (1N06M)	Jul-16
7	MPC5746C_cut1.1_cut2.0_cut2.1_comparison_v0 (internal document) (1N06M, 0N84S, 1N84S)	14-Sep-16
8	C3M_cut2.1_new_errata_20170113 (internal document) (1N84S)	13-Jan-17

## **Chapter 3 Building the Driver**

This section describes the source files and various compilers, linker options used for building the Autosar SPI driver for NXP SemiconductorMPC574XG . It also explains the EB Tresos Studio plugin setup procedure.

## 3.1 Build Options

The SPI driver files are compiled using

- Windriver DIAB DIAB\_5\_9\_6\_2
- Green Hills Multi 7.1.4 / Compiler 2015.1.6

The compiler, linker flags used for building the driver are explained below:

#### **Note**

The TS\_T2D35M10I0R0 plugin name is composed as follow:

 $TS_T = Target_Id$ 

D = Derivative\_Id

M = SW\_Version\_Major

I = SW\_Version\_Minor

R = Revision

(i.e. Target\_Id = 2 identifies PA architecture and Derivative\_Id = 35 identifies the MPC574XG)

## 3.1.1 GHS Compiler/Linker/Assembler Options

**Table 3-1. Compiler Options** 

Option	Description
-cpu=ppc5748gz4204	Selects target processor: ppc5748gz4204
-cpu=ppc5748gz210	Selects target processor: ppc5748gz210
-ansi	Specifies ANSI C with extensions. This mode extends the ANSI X3.159-1989 standard with certain useful and compatible constructs.
-noSPE	Disables the use of SPE and vector floating point instructions by the compiler.
-Ospace	Optimize for size.
-sda=0	Enables the Small Data Area optimization with a threshold of 0.
-vle	Enables VLE code generation
-dual_debug	Enables the generation of DWARF, COFF, or BSD debugging information in the object file
-G	Generates source level debugging information and allows procedure call from debugger's command line.
no_exceptions	Disables support for exception handling
-Wundef	Generates warnings for undefined symbols in preprocessor expressions
-Wimplicit-int	Issues a warning if the return type of a function is not declared before it is called
-Wshadow	Issues a warning if the declaration of a local variable shadows the declaration of a variable of the same name declared at the global scope, or at an outer scope
-Wtrigraphs	Issues a warning for any use of trigraphs
prototype_errors	Generates errors when functions referenced or called have no prototype
incorrect_pragma_warnings	Valid #pragma directives with wrong syntax are treated as warnings
-noslashcomment	C++ like comments will generate a compilation error
-preprocess_assembly_files	Preprocesses assembly files
-nostartfile	Do not use Start files
short_enum	Store enumerations in the smallest possible type
diag_error 223	Sets the specified compiler diagnostic messages to the level of error
DAUTOSAR_OS_NOT_USED	-D defines a preprocessor symbol and optionally can set it to a value.  AUTOSAR_OS_NOT_USED: By default in the package, the drivers are compiled to be used without Autosar OS. If the drivers are used with Autosar OS, the compiler option '-DAUTOSAR_OS_NOT_USED' must be removed from project options
DUSE_SW_VECTOR_MODE	-D defines a preprocessor symbol and optionally can set it to a value.  USE_SW_VECTOR_MODE: By default in the package, drivers are compiled to be used with interrupt controller configured to be in hardware vector mode. In case of AUTOSAR_OS_NOT_USED, the compiler option "-DUSE_SW_VECTOR_MODE" must be added to the list of compiler options to be used with interrupt controller configured to be in software vector mode.
- DDISABLE_MCAL_INTERMO DULE_ASR_CHECK	-D defines a preprocessor symbol to disable the inter-module version check for AR_RELEASE versions. DISABLE_MCAL_INTERMODULE_ASR_CHECK: By default in the package, drivers are compiled to perform the inter-module version check as per Autosar BSW004. When the inter-module version check needs to be disabled then the DISABLE_MCAL_INTERMODULE_ASR_CHECK global define must be added to the list of compiler options.
-DGHS	-D defines a preprocessor symbol and optionally can set it to a value. This one defines the GHS preprocessor symbol.
-C	Produces an object file (called input-file.o) for each source file.

Integration Manual, Rev. 1.0

## **Table 3-2. Assembler Options**

Option	Description	
-cpu=ppc5748gz4204	Selects target processor: ppc5748gz4204	
-cpu=ppc5748gz210	Selects target processor: ppc5748gz210	
-G	Generates source level debugging information and allows procedure call from debugger's command line.	
-list	Creates a listing by using the name of the object file with the .lst extension	

#### **Table 3-3. Linker Options**

Option	Description
-cpu=ppc5748gz4204	Selects target processor: ppc5748gz4204
-cpu=ppc5748gz210	Selects target processor: ppc5748gz210
-nostartfiles	Do not use Start files.
-vle	Enables VLE code generation
nocpp	Do not Generate Constructors/Destructors
-Mn	sort numerically the MAP file
-delete	The -delete option instructs the linker to remove functions that are not referenced in the final executable.
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWARF debug information will contain references to deleted functions that may break some third-party debuggers.
-keepmap	keeps the MAP file in case of link error

## 3.1.2 DIAB Compiler/Linker/Assembler Options

**Table 3-4. Compiler Options** 

Option	Description	
tPPCE200Z4204N3VEN:simple	Sets target processor to PPCE200Z4204N3VEN, generates ELF using EABI conventions, No floating point support (minimizes the required runtime), selects simple environment settings for Startup Module and Libraries	
tPPCE200Z210N3VEN:simple	Sets target processor to PPCE200Z210N3VEN, generates ELF using EABI conventions, No floating point support (minimizes the required runtime), selects simple environment settings for Startup Module and Libraries	
-Xdialect-ansi	Follow the ANSI C standard with some additions	
-XO	Enables extra optimizations to produce highly optimized code	
-g3	Generate symbolic debugger information and do all optimizations.	
-Xsize-opt	Optimize for size rather than speed when there is a choice	
-Xsmall-data=0	Set Size Limit for 'small data' Variables to zero.	
-Xsmall-const=0	Set Size Limit for "small const" Variables to zero.	
-Xaddr-sconst=0x11	Specify addressing for constant static and global variables with size less than or equal to - Xsmall-const to far-absolute.	

Table continues on the next page...

Integration Manual, Rev. 1.0

#### **Build Options**

## **Table 3-4. Compiler Options (continued)**

Option	Description				
-Xaddr-sdata=0x11	Specify addressing for non-constant static and global variables with size less than or equal to -Xsmall-data in size to far-absolute.				
-Xno-common	Disable use of the 'COMMON' feature so that the compiler or assembler will allocate each uninitialized public variable in the .bss section for the module defining it, and the linker will require exactly one definition of each public variable				
-Xnested-interrupts	Allow nested interrupts				
-Xdebug-dwarf2	Generate symbolic debug information in dwarf2 format				
-Xdebug-local-all	Force generation of type information for all local variables				
-Xdebug-local-cie	Create common information entry per module				
-Xdebug-struct-all	Force generation of type information for all typedefs, struct, union and class types				
-Xforce-declarations	Generates warnings if a function is used without a previous declaration				
-ee1481	Generate an error when the function was used before it has been declared				
-Xmacro-undefined-warn	Generates a warning when an undefined macro name occurs in a #if preprocessor directive				
-Xlink-time-lint	Enable the checking of object and function declarations across compilation units, as well as the consistency of compiler options used to compile source files				
-W:as:,-I	Pass the option '-I' (lower case letter L) to the assembler to get an assembler listing file				
-Wa,-Xisa-vle	Instruct the assembler to expect and assemble VLE (Variable Length Encoding) instructions rather than BookE instructions.				
_ DAUTOSAR_OS_NOT_USE D	-D defines a preprocessor symbol and optionally can set it to a value.  AUTOSAR_OS_NOT_USED: By default in the package, the drivers are compiled to be used without Autosar OS. If the drivers are used with Autosar OS, the compiler option '-DAUTOSAR_OS_NOT_USED' must be removed from project options				
DUSE_SW_VECTOR_MODE	-D defines a preprocessor symbol and optionally can set it to a value.  USE_SW_VECTOR_MODE: By default in the package, drivers are compiled to be used with interrupt controller configured to be in hardware vector mode. In case of AUTOSAR_OS_NOT_USED, the compiler option "-DUSE_SW_VECTOR_MODE" must be added to the list of compiler options to be used with interrupt controller configured to be in software vector mode.				
-DDIAB	-D defines a preprocessor symbol and optionally can set it to a value. This one defines the DIAB preprocessor symbol.				
DDISABLE_MCAL_INTERMO DULE_ASR_CHECK	-D defines a preprocessor symbol to disable the inter-module version check for AR_RELEASE versions. DISABLE_MCAL_INTERMODULE_ASR_CHECK: By default in the package, drivers are compiled to perform the inter-module version check as per Autosar BSW004. When the inter-module version check needs to be disabled then the DISABLE_MCAL_INTERMODULE_ASR_CHECK global define must be added to the list of compiler options.				
-C	Stop after assembly, produce object file.				

### **Table 3-5. Assembler Options**

Option	Description
	Sets target processor to PPCE200Z4204N3VEN, generates ELF using EABI conventions, No floating point support (minimizes the required runtime), selects simple environment settings for Startup Module and Libraries

Table continues on the next page...

Table 3-5. Assembler Options (continued)

Option	Description		
tPPCE200Z210N3VEN:simple	Sets target processor to PPCE200Z210N3VEN, generates ELF using EABI conventions, No floating point support (minimizes the required runtime), selects simple environment settings for Startup Module and Libraries		
-g	Dump the symbols in the global symbol table in each archive file.		
-Xisa-vle	Expect and assemble VLE (Variable Length Encoding) instructions rather than Book E instructions. The default code section is named .text_vle instead of .text, and the default code section fill "character" is set to 0x44444444 instead of 0. The .text_vle code section will have ELF section header flags marking it as VLE code, not Book E code.		
-Xasm-debug-on	Generate debug line and file information		
-Xdebug-dwarf2	Generate symbolic debug information in dwarf2 format		
-Xsemi-is-newline	Treat the semicolon (;) as a statement separator instead of a comment character.		

**Table 3-6. Linker Options** 

Option	Description		
tPPCE200Z4204N3VEN:simple	Sets target processor to tPPCE200Z4204N3VEN, generates ELF using EABI conventions, No floating point support (minimizes the required runtime), selects simple environment settings for Startup Module and Libraries		
tPPCE200Z210N3VEN:simple	Sets target processor to tPPCE200Z210N3VEN, generates ELF using EABI conventions, No floating point support (minimizes the required runtime), selects simple environment settings for Startup Module and Libraries		
-Xelf	Generates ELF object format for output file		
-m6	Generates a detailed link map and cross reference table		
-Xlink-time-lint	Enable the checking of object and function declarations across compilation units, as well as the consistency of compiler options used to compile source files		

## 3.2 Files required for Compilation

This section describes the include files required to compile, assemble (if assembler code) and link the SPI driver for MPC574XG microcontrollers.

To avoid integration of incompatible files, all the include files from other modules shall have the same AR\_MAJOR\_VERSION and AR\_MINOR\_VERSION, i.e. only files with the same AUTOSAR major and minor versions can be compiled.

#### **SPI Files**

- ..\Spi \_ TS\_T2D35M10I0R0 \include\Spi\_IPW.h
- ..\Spi \_ TS\_T2D35M10I0R0 \include\Spi\_IPW\_Types.h
- ..\Spi \_ TS\_T2D35M10I0R0 \include\Spi\_DSPI.h

#### Files required for Compilation

- ..\Spi\_TS\_T2D35M10I0R0\src\Spi.c
- ..\Spi\_TS\_T2D35M10I0R0\src\Spi\_Dspi\_Irq.c
- ..\Spi\_TS\_T2D35M10I0R0\src\Spi\_DSPI.c

#### **SPI Generated Files**

- Spi\_Cfg.c (For PC Variant) This file should be generated by the user using a configuration tool for compilation
- Spi\_[variant]\_PBcfg.c (For PB Variant) This file should be generated by the user using a configuration tool for compilation
- Spi\_Cfg.h This file should be generated by the user using a configuration tool for compilation

#### **Note**

#### As a deviation from standard:

- Spi\_[variant]\_PBcfg.c This file will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB)
- Spi\_Cfg.c This file will contain the definition for all parameters that are not variant aware

#### Files from Base common folder

- ..\Base\_TS\_T2D35M10I0R0 \include\Compiler.h
- ..\Base\_TS\_T2D35M10I0R0 \include\Compiler\_Cfg.h
- ..\Base\_TS\_T2D35M10I0R0 \include\ComStack\_Cfg.h
- ..\Base\_TS\_T2D35M10I0R0 \include\ComStack\_Types.h
- ..\Base\_TS\_T2D35M10I0R0 \include\Mcal.h
- ..\Base\_TS\_T2D35M10I0R0 \include\Spi\_MemMap.h
- ..\Base\_TS\_T2D35M10I0R0 \include\Platform\_Types.h
- ..\Base\_TS\_T2D35M10I0R0 \include\Reg\_eSys.h
- ..\Base\_TS\_T2D35M10I0R0 \include\RegLockMacros.h
- ..\Base\_TS\_T2D35M10I0R0 \include\SilRegMacros.h
- ..\Base\_TS\_T2D35M10I0R0 \include\Soc\_Ips.h
- ..\Base\_TS\_T2D35M10I0R0 \include\Std\_Types.h
- ..\Base\_TS\_T2D35M10I0R0 \include\StdRegMacros.h
- ..\Base\_TS\_T2D35M10I0R0 \generate\_PC\include\StdRegMacros.h

#### Files from Dem folder:

- ..\Dem TS T2D35M10I0R0 \include\Dem.h
- ..\Dem\_ TS\_T2D35M10I0R0 \include\Dem\_Types.h
- ..\Dem\_ TS\_T2D35M10I0R0 \generate\_PC\include\Dem\_IntErrId.h

#### Files from Det folder:

- ..\Det TS T2D35M10I0R0 \include\Det.h
- ..\Det\_ TS\_T2D35M10I0R0 \src\Det.c

#### Files from MCL folder (Only when DMA is used):

..\Mcl\_TS\_T2D35M10I0R0 \include\CDD\_Mcl.h

#### Files from SchM folder(Only when OS is used):

- ..\Rte\_TS\_T2D35M10I0R0\include\SchM\_Spi.h
- ..\Rte\_TS\_T2D35M10I0R0\src\SchM\_Spi.c

## 3.3 Setting up the Plug-ins

The SPI driver was designed to be configured by using the EB Tresos Studio (version EB tresos Studio 21.0.0 b160607-0933 or later.)

#### Location of various files inside the SPI module folder:

- VSMD (Vendor Specific Module Definition) file in EB tresos Studio XDM format:
  - ..\Spi\_TS\_T2D35M10I0R0\config\Spi.xdm
- Code Generation Templates for Pre-Compile time configuration parameters:
  - ..\Spi\_TS\_T2D35M10I0R0\generate\_PC\src\Spi\_Cfg.c
  - ..\Spi\_TS\_T2D35M10I0R0\generate\_PC\include\Spi\_Cfg.h
- Code Generation Templates for Post-Build time configuration parameters:
  - ..\Spi\_TS\_T2D35M10I0R0\generate\_PB\src\Spi\_[variant]\_PBcfg.c

### **Steps to generate the configuration:**

- 1. Copy the module folders Spi \_ TS\_T2D35M10I0R0 , Mcu\_ TS\_T2D35M10I0R0 , Mcl\_ TS\_T2D35M10I0R0 , Base\_ TS\_T2D35M10I0R0 , Resource\_ TS\_T2D35M10I0R0 , EcuM\_ TS\_T2D35M10I0R0 , EcuC\_ TS\_T2D35M10I0R0 , Rte\_ TS\_T2D35M10I0R0 , Dem\_ TS\_T2D35M10I0R0 , Det\_ TS\_T2D35M10I0R0 into the Tresos plugins folder.
- 2. Set the desired Tresos Output location folder for the generated sources and header files.
- 3. Use the EB tresos Studio GUI to modify ECU configuration parameters values.
- 4. Generate the configuration files.

## **Dependencies**

- MCU is required to use System Clock when clock source is used as Peripheral clock source to generate CAN Segment values.
- **RESOURCE** is required to select processor derivative. Current Can driver has support for the following derivatives, everyone having attached a Resource file: MPC5748G\_LQFP176, MPC5748G\_MAPBGA256, MPC5748G\_MAPBGA324,

#### Setting up the Plug-ins

MPC5747G LQFP176, MPC5747G MAPBGA256, MPC5747G MAPBGA324, MPC5746G LOFP176, MPC5746G MAPBGA256, MPC5746G MAPBGA324. MPC5748C\_LQFP176, MPC5748C\_MAPBGA256, MPC5748C\_MAPBGA324, MPC5747C LQFP176, MPC5747C MAPBGA256, MPC5747C MAPBGA324, MPC5746C LOFP176, MPC5746C MAPBGA256, MPC5746C MAPBGA324, MPC5746C\_MAPBGA100, MPC5745C\_LQFP176, MPC5745C\_MAPBGA256, MPC5745C MAPBGA100, MPC5744C LQFP176, MPC5744C MAPBGA256, MPC5744C\_MAPBGA100, MPC5746B\_LQFP176, MPC5746B\_MAPBGA256, MPC5746B\_MAPBGA100, MPC5744B\_LQFP176, MPC5744B\_MAPBGA256, MPC5744B MAPBGA100, MPC5745B LQFP176, MPC5745B MAPBGA256, MPC5745B MAPBGA100.

- **DET** is required for signalling the development error detection (parameters out of range, null pointers, etc).
- **DEM** is required for signalling the production error detection (hardware failure, etc).
- MCL is required when DMA option is used.
- ECUC is required for configuring the variant handling in Tresos.

#### **DMA** configuration 3.3.1

This section applies only to DSPI units configured for asynchronous transmission (SpiPhyUnitSync not checked) and which use DMA for serializing/deserializing data between the hardware unit and the TX/RX buffers (SpiPhyUnitAsyncMethod = DMA).




Figure 3-1. DMA transferring mode internal architecture

Each DSPI unit configured in DMA mode requires 3 distinct DMA channels from the **same** DMA Mux:

- -SpiPhyTxDmaChannel: the master TX DMA channel used for reading data from the TX buffer, in order to prepare it for serializing into an internal dataframe; this channel is triggered by TX DSPI unit event and must be "wired" to "DSPI TX source" (configured inside the MCL module MclDMA folder) it must be a channel linkable to the external DMA TX source for the given DSPI unit.
- -SpiPhyTxDmaChannelAux: secondary TX DMA channel used for sending internal prepared dataframes to the DSPI unit PUSH register. This channel transfers are triggered by SpiPhyTxDmaChannel acting as master DMA channel; no specific settings needed for it this channel must not be linked to any peripheral DMA source and not be used in any other DMA transfer.
- -SpiPhyRxDmaChannel: the RX DMA channel used for filling RX buffer with the deserialized data; this channel is triggered by RX DSPI unit event and must be "wired" to "DSPI RX source" (configured inside the MCL module MclDMA folder) it must be a channel linkable to the external DMA RX source for the given DSPI unit.

#### Note

- If DMA uses fixed priority arbitration, then
   SpiPhyTxDmaChannelAux priority must be greater than
   SpiPhyTxDmaChannel priority.
- If DMA uses round robin arbitration, no priority constraints are applied on **SpiPhyTxDmaChannelAux** and **SpiPhyTxDmaChannel** priority.

If the SPI driver is working in interrupt mode, the DMA Rx notification must be enabled for the specified Rx DMA channel. The name of the function to be used as a notification is Spi\_Dspi\_IsrRxDma\_DSPI\_X, where X is the number of DSPI unit used.

Next figures show an example of DMA configuration for DSPI0 unit.

#### Setting up the Plug-ins




Figure 3-2. DMA Configuration sample for DSPI0 Physical Unit - SPI module in tresos




Figure 3-3. DMA channels enable sample for DSPI0 Physical Unit - MCL module in tresos

## Chapter 4 Function calls to module

## 4.1 Function Calls during Start-up

SPI shall be initialized during STARTUP phase of EcuM initialization. The API to be called for this is Spi\_Init(). The MCU module should be initialized before the SPI is initialized. The API to be called for this purpose is Spi\_Init(). The PORT and MCL (if the DMA option is used) modules shall be initialized before SPI is initialized.

## 4.2 Function Calls during Shutdown

SPI can be silenced by calling Spi\_DeInit().

## 4.3 Function Calls during Wake-up

N/A

Function Calls during Wake-up

## **Chapter 5 Module requirements**

#### 5.1 Exclusive areas to be defined in BSW scheduler

**SPI\_EXCLUSIVE\_AREA\_01:** Used in function Spi\_SyncTransmit, to protect the status of the given sequence result. Also it protects the global variable which contains the status of the Spi\_SyncTransmit service. As stated by the Autosar, this service cannot be called when another sequence is during transmission, using this service.

**SPI\_EXCLUSIVE\_AREA\_02:** Used in function Spi\_SyncTransmit, to protect the status of the given sequence result. Also it protects the global variable which contains the status of the Spi\_SyncTransmit service. As stated by the Autosar, this service cannot be called when another sequence is during transmission, using this service.

**SPI\_EXCLUSIVE\_AREA\_03:** Used in the internal function Spi\_ScheduleJob, protects the schedule mechanism for the situation when a scheduling operation determined by a pending Spi\_AsyncTransmit() call may be preempted by a job scheduling requested by an ISR event. It also protect concurrent Spi\_AsyncTransmit() calls to schedule in the same time different jobs on the same SPI unit.

**SPI\_EXCLUSIVE\_AREA\_04:** Used in the internal function Spi\_ScheduleNextJob, protects the schedule mechanism for the situation when a scheduling operation determined by a pending Spi\_AsyncTransmit() call may be preempted by a job scheduling requested by an ISR event.

**SPI\_EXCLUSIVE\_AREA\_05:** Used in the internal function Spi\_LockJobs, guaranties the atomicity of locking for the entire set of jobs belonging to an asynchronous sequence.

**SPI\_EXCLUSIVE\_AREA\_06:** Used in the internal function Spi\_UnlockRemainingJobs, guaranties the atomicity of unlocking for the entire set of jobs belonging to an asynchronous sequence.

**Critical Region Exclusive Matrix** 

#### **Peripheral Hardware Requirements**

Below is the table depicting the exclusivity between different critical region IDs from the SPI driver. If there is an "X" in a table, it means that those 2 critical regions cannot interrupt each other.

The critical regions from interrupts are grouped in "Interrupt Service Routines Critical Regions (composed diagram)". If an exclusive area is "exclusive" with the composed "Interrupt Service Routines Critical Regions (composed diagram)" group, it means that it is exclusive with each one of the ISR critical regions.

Table 5-1. Exclusive Areas

	SPI_EXCLU SIVE_AREA _01	SPI_EXCLU SIVE_AREA _02	SPI_EXCLU SIVE_AREA _03	SPI_EXCLU SIVE_AREA _04	SPI_EXCLU SIVE_AREA _05	SPI_EXCLU SIVE_AREA _06	Interrupt Service Routines Critical Regions(co mposed diagram)
SPI_EXCLUSI VE_AREA_01	Х	Х			Х	Х	Х
SPI_EXCLUSI VE_AREA_02	Х	Х			Х	Х	Х
SPI_EXCLUSI VE_AREA_03			Х	Х	Х	Х	Х
SPI_EXCLUSI VE_AREA_04			Х	Х	Х	Х	Х
SPI_EXCLUSI VE_AREA_05	Х	Х	Х	Х	Х	Х	Х
SPI_EXCLUSI VE_AREA_06	Х	Х	Х	Х	Х	Х	Х
Interrupt Service Routines Critical Regions (composed diagram)	x	x	X	X	x	X	X

## 5.2 Peripheral Hardware Requirements

N/A

## 5.3 ISR to configure within OS - dependencies

The following ISRs are used by the SPI driver and need to be assigned to a priority level. The interrupt vector numbers corresponding to PIO\_FIFO for master&slave mode is as shown in bottom table. Int the master mode, interrupt occurs each time the TCF bit in SR register arises, and occurs each time the RFDF bit in SR register arises with slave mode. The interrupt vector numbers of DMA channel configuration depend on the number of used DMA channel in EB Tresos configuration for SPI modules. Please see details in the reference manual.

#### Note

• Unused interrupts shouldn't be configured in the OS.

**Physical Unit ISR Name** DSPI\_0 Spi\_Dspi\_IsrRxDma\_DSPI\_0 DSPI\_1 Spi\_Dspi\_IsrRxDma\_DSPI\_1 DSPI\_2 Spi\_Dspi\_IsrRxDma\_DSPI\_2 DSPI\_3 Spi\_Dspi\_IsrRxDma\_DSPI\_3 SPI\_0 Spi\_Dspi\_IsrRxDma\_SPI\_0 SPI\_1 Spi\_Dspi\_IsrRxDma\_SPI\_1 SPI\_2 Spi\_Dspi\_IsrRxDma\_SPI\_2 SPI 3 Spi Dspi IsrRxDma SPI 3 SPI 4 Spi\_Dspi\_IsrRxDma\_SPI\_4 SPI 5 Spi\_Dspi\_IsrRxDma\_SPI\_5

Table 5-2. SPI ISRs for DMA

Table 5-3. SPI ISRs for PIO\_FIFO in Master mode

Physical Unit	ISR Name	Hardware interrupt vector	
DSPI_0	Spi_Dspi_IsrTCF_DSPI_0	262	
DSPI_1	Spi_Dspi_IsrTCF_DSPI_1	271	
DSPI_2	Spi_Dspi_IsrTCF_DSPI_2	280	
DSPI_3	Spi_Dspi_IsrTCF_DSPI_3	289	
SPI_0	Spi_Dspi_IsrTCF_SPI_0	298	
SPI_1	Spi_Dspi_IsrTCF_SPI_1	307	
SPI_2	Spi_Dspi_IsrTCF_SPI_2	316	
SPI_3	Spi_Dspi_IsrTCF_SPI_3	325	
SPI_4	Spi_Dspi_IsrTCF_SPI_4	334	
SPI_5	Spi_Dspi_IsrTCF_SPI_5	343	

Table 5-4. SPI ISRs for PIO\_FIFO in Slave mode

Physical Unit	ISR Name	Hardware interrupt vector
DSPI_0	Spi_Dspi_IsrTCF_DSPI_0	263
DSPI_1	Spi_Dspi_IsrTCF_DSPI_1	272
DSPI_2	Spi_Dspi_IsrTCF_DSPI_2	281
DSPI_3	Spi_Dspi_IsrTCF_DSPI_3	290
SPI_0	Spi_Dspi_IsrTCF_SPI_0	299
SPI_1	Spi_Dspi_IsrTCF_SPI_1	308
SPI_2	Spi_Dspi_IsrTCF_SPI_2	317
SPI_3	Spi_Dspi_IsrTCF_SPI_3	326
SPI_4	Spi_Dspi_IsrTCF_SPI_4	335
SPI_5	Spi_Dspi_IsrTCF_SPI_5	344

**Note:** In case of AUTOSAR\_OS\_NOT\_USED, the compiler option "-DUSE\_SW\_VECTOR\_MODE" must be added to the list of compiler options to be used with interrupt controller configured to be in software vector mode.

## 5.3.1 Function Spi\_Dspi\_IsrTCF\_DSPI\_0

This function is the Transfer Complete for DSPI 0. An interrupt will be generated at every frame transmitted.

#### **Details**:

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for DSPI 0

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_0\_ENABLED shall be STD\_ON.

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_0\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_DSPI\_0(void);

## 5.3.2 Function Spi\_Dspi\_IsrTCF\_DSPI\_1

This function is the Transfer Complete for DSPI 1. An interrupt will be generated at every frame transmitted..

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for DSPI 1

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_1\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_DSPI\_1(void);

## 5.3.3 Function Spi\_Dspi\_IsrTCF\_DSPI\_2

This function is the Transfer Complete for DSPI 2. An interrupt will be generated at every frame transmitted.

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for DSPI 2.

<u>Pre:</u> Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_2\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_DSPI\_2(void);

## 5.3.4 Function Spi\_Dspi\_IsrTCF\_DSPI\_3

This function is the Transfer Complete for DSPI 3. An interrupt will be generated at every frame transmitted.

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for DSPI 3.

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_3\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_DSPI\_3 (void);

Integration Manual, Rev. 1.0

NXP Semiconductors

29

## 5.3.5 Function Spi\_Dspi\_IsrTCF\_SPI\_0

This function is the Transfer Complete for SPI 0. An interrupt will be generated at every frame transmitted.

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for SPI 0

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_0\_ENABLED shall be STD\_ON.

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_0\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_SPI\_0 (void);

## 5.3.6 Function Spi\_Dspi\_IsrTCF\_SPI\_1

This function is the Transfer Complete for SPI 1. An interrupt will be generated at every frame transmitted..

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for SPI 1

<u>Pre:</u> Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_1\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_SPI\_1(void);

## 5.3.7 Function Spi\_Dspi\_IsrTCF\_SPI\_2

This function is the Transfer Complete for SPI 2. An interrupt will be generated at every frame transmitted.

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for SPI 2.

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_2\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_SPI\_2(void);

## 5.3.8 Function Spi\_Dspi\_IsrTCF\_SPI\_3

This function is the Transfer Complete for SPI 3. An interrupt will be generated at every frame transmitted.

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for SPI 3.

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_3\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_SPI\_3 (void);

## 5.3.9 Function Spi\_Dspi\_IsrTCF\_SPI\_4

This function is the Transfer Complete for SPI 4. An interrupt will be generated at every frame transmitted.

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for SPI 4

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_4\_ENABLED shall be STD\_ON.

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_4\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_SPI\_4(void);

Integration Manual, Rev. 1.0

NXP Semiconductors

31

## 5.3.10 Function Spi\_Dspi\_IsrTCF\_SPI\_5

This function is the Transfer Complete for SPI 5. An interrupt will be generated at every frame transmitted.

#### **Details:**

Non-AutoSar support function used by interrupt service routine of the transfer complete Rx for SPI 5

<u>Pre:</u> Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_5\_ENABLED shall be STD\_ON.

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_5\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrTCF\_SPI\_5(void);

## 5.3.11 Function Spi\_Dspi\_IsrRxDma\_DSPI\_0

This function is the DMA Rx notification for the DSPI 0.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for DSPI 0

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_0\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_DSPI\_0(void);

## 5.3.12 Function Spi\_Dspi\_IsrRxDma\_DSPI\_1

This function is the DMA Rx notification for the DSPI 1.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for DSPI 1

<u>Pre:</u> Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_1\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_DSPI\_1(void);

## 5.3.13 Function Spi\_Dspi\_IsrRxDma\_DSPI\_2

This function is the DMA Rx notification for the DSPI 2.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for DSPI 2

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI\_2\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_DSPI\_2(void);

## 5.3.14 Function Spi\_Dspi\_IsrRxDma\_DSPI\_3

This function is the DMA Rx notification for the DSPI 3.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for DSPI 3

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter DSPI 3 ENABLED shall be STD ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_DSPI\_3(void);

## 5.3.15 Function Spi\_Dspi\_IsrRxDma\_SPI\_0

This function is the DMA Rx notification for the SPI 0.

#### **Details:**

Integration Manual, Rev. 1.0

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for SPI 0

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_0\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_SPI\_0(void);

## 5.3.16 Function Spi\_Dspi\_IsrRxDma\_SPI\_1

This function is the DMA Rx notification for the SPI 1.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for SPI 1

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_1\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_SPI\_1(void);

## 5.3.17 Function Spi\_Dspi\_IsrRxDma\_SPI\_2

This function is the DMA Rx notification for the SPI 2.

### **Details**:

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for SPI 2

<u>Pre</u>: Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_2\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_SPI\_2(void);

## 5.3.18 Function Spi\_Dspi\_IsrRxDma\_SPI\_3

This function is the DMA Rx notification for the SPI 3.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for SPI 3

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_3\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_SPI\_3 (void);

## 5.3.19 Function Spi\_Dspi\_IsrRxDma\_SPI\_4

This function is the DMA Rx notification for the SPI 4.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for SPI 4

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_4\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_SPI\_4(void);

## 5.3.20 Function Spi\_Dspi\_IsrRxDma\_SPI\_5

This function is the DMA Rx notification for the SPI 5.

#### **Details:**

Non-AutoSar support function used by MCL interrupt serive routine for the DMA Rx for SPI 5

**Pre:** Pre-compile parameter SPI\_LEVEL\_DELIVERED shall be LEVEL1 or LEVEL2. Pre-compile parameter SPI\_5\_ENABLED shall be STD\_ON.

Prototype: void Spi\_Dspi\_IsrRxDma\_SPI\_5(void);

#### 5.4 ISR Macro

MCAL drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions:

- a. OS is not used AUTOSAR\_OS\_NOT\_USED is defined:
- i. If USE\_SW\_VECTOR\_MODE is defined:

```
#define ISR(IsrName) void IsrName(void)
```

In this case, drivers' interrupt handlers are normal C functions and the prolog/epilog handle the context save and restore.

ii. If USE\_SW\_VECTOR\_MODE is not defined:

```
#define ISR(IsrName) INTERRUPT FUNC void IsrName(void)
```

In this case, drivers' interrupt handlers must save and restore the execution context.

Custom OS is used - AUTOSAR\_OS\_NOT\_USED is not defined

```
#define ISR(IsrName) void OS_isr_##IsrName()
```

In this case, OS is handling the execution context when an interrupt occurs. Drivers' interrupt handlers are normal C functions.

Other vendor's OS is used - AUTOSAR\_OS\_NOT\_USED is not defined. Please refer to the OS documentation for description of the ISR macro.

## 5.5 Other AUTOSAR modules - dependencies

### **Development Error Tracer:**

This module is necessary for enabling Development error detection. The API function used is Det\_ReportError(). The activation / deactivation of Development error detection is configurable using the

'SpiDevErrorDetect' configuration parameter.

## **Diagnostic Event Manager:**

This module is necessary for enabling Production error detection. The API function used is Dem\_ReportErrorStatus ().

#### EcuC:

This module is necessary for selecting the postbuild variant criterion.

#### Mcu:

The SPI reference clock is provided by MCU plugin. The reference is specified by the parameter SpiGeneral\SpiClockRef:



Figure 5-1. Spi reference clock provided by MCU plugin

#### Mcl:

For each DSPI in use, a transmit and a receive DMA channel need to be defined and routed through the DMA Multiplexer using MCL plugin. MCL should be initialized before SPI switch to DMA mode

The Table Table 5-5 shows an example DMA configuration. For more information, refer to section DMA configuration

DMA Name	DMA Source	
DSPI 0 Transmit DMA	0 (DSPI0.SpiPhyTxDmaChannel)	
DSPI 0 Receive DMA	2 (DSPI0.SpiPhyRxDmaChannel)	
DSPI 1 Transmit DMA	3 (DSPI1.SpiPhyTxDmaChannel)	
DSPI 1 Receive DMA	5 (DSPI1.SpiPhyRxDmaChannel)	
DSPI 2 Transmit DMA	6 (DSPI2.SpiPhyTxDmaChannel)	
DSPI 2 Receive DMA	8 (DSPI2.SpiPhyRxDmaChannel)	

Table 5-5. SPI DMA Channel Multiplexer

**PORT module**: For each DSPI, the SCK, SOUT, SIN and CSx\_y signals need to be configured. In the MPC574XG Reference manual there is an example of the pin configuration. Please refer to the Reference List.

# 5.6 Data Cache Restriction

In the DMA transfer mode, DMA transfers may issue cache coherency problems. To avoid possible coherency issues when **D-CACHE** is enabled, the user shall ensure that the buffers used as TCD source and destination are allocated in the **NON-CACHEABLE** area (by means of Memmap). Otherwise, the SPI driver has some dependencies. The user must follow the below things:

**User Mode Support** 

The first: Should not use the internal buffer for transmitter and receiver

<u>The second</u>: User must to put all variables, which were used for transmitter and receiver, to the **NON CACHEABLE** memory section in the RAM zone by the definition **SPI\_START\_SEC\_VAR\_<INIT\_POLICY>\_<ALIGNMENT>\_NO\_CACHEABLE** and

SPI\_STOP\_SEC\_VAR\_<INIT\_POLICY>\_<ALIGNMENT>\_NO\_CACHEABLE

# 5.7 User Mode Support

Spi module does not include registers protection. So, It is accessible to all registered in any public mode.

# **Chapter 6 Main API Requirements**

### 6.1 Main functions calls within BSW scheduler

The function Spi\_MainFunction\_Handling() should be called periodically only if polling mode is enabled for Spi\_AsyncTransmit().

# 6.2 API Requirements

None

# 6.3 Calls to Notification Functions, Callbacks, Callouts

#### **Call-back Notifications:**

None.

#### **User Notification:**

The SPI Handler & Driver provides notifications per job and sequence in asynchronous mode. The notifications can be configured as pointers to user defined functions. If notification is not desired, the appropriate EndNotification field shall be left blank.

For asynchronous transmissions, job and sequences notifications are performed before the scheduling of the next job (contrary to the recommendation given by SPI088). In this way, calls like Spi\_SetupIB() or Spi\_WriteIB() can be targeted on the next schedulable jobs, before the starting of the job transfer.

Calls to Notification Functions, Callbacks, Callouts

# **Chapter 7 Memory Allocation**

# 7.1 Sections to be defined in Spi\_MemMap.h

Table 7-1. Memory Allocation

Section name	Type of section	Description
SPI_START_SEC_CONFIG_DATA_UNSPE CIFIED	Configuration Data	Start of Memory Section for Config Data
SPI_STOP_SEC_CONFIG_DATA_UNSPE CIFIED	Configuration Data	End of Memory Section for Config Data
SPI_START_SEC_CONST_32	Configuration Data	Start of Memory Section for Config Data.
SPI_STOP_SEC_CONST_32	Configuration Data	End of Memory Section for Config Data
SPI_START_SEC_CODE	Code	Start of memory Section for Code
SPI_STOP_SEC_CODE	Code	End of memory Section for Code
SPI_START_SEC_VAR_NO_INIT_32	Variables	Used for variables which have to be aligned to 32 bit. For instance used for variables of size 32 bit or used for composite data types: arrays, structs containing elements of maximum 32 bits. These variables are never cleared and never initialized by start-up code.
SPI_STOP_SEC_VAR_NO_INIT_32	Variables	End of above section.
SPI_START_SEC_VAR_NO_INIT_UNSPE CIFIED	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are never cleared and never initialized by start-up code.
SPI_STOP_SEC_VAR_NO_INIT_UNSPECIFIED	Variables	End of above section.
SPI_START_SEC_VAR_NO_INIT_UNSPE CIFIED_NO_CACHEABLE	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit, and that have to be stored in a non-cacheable memory section. These variables are never cleared and never initialized by start-up code.
SPI_STOP_SEC_VAR_NO_INIT_UNSPECIFIED_NO_CACHEABLE	Variables	End of above section.

Table continues on the next page...

#### Linker command file

Table 7-1. Memory Allocation (continued)

Section name	Type of section	Description
SPI_START_SEC_VAR_INIT_32	Variables	Used for variables which have to be aligned to 32 bit. For instance used for variables of size 32 bit or used for composite data types: arrays ,structs containing elements of maximum 32 bits. These variables are initialized with values after every reset.
SPI_STOP_SEC_VAR_INIT_32	Variables	End of above section.
SPI_START_SEC_VAR_INIT_UNSPECIFIED	Variables	Used for variables, structures, arrays, when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are initialized with values after every reset.
SPI_STOP_SEC_VAR_INIT_UNSPECIFIED	Variables	End of above section.
SPI_START_SEC_CONST_32	Constant Data	Used for constants that have to be aligned to 32 bit.
SPI_STOP_SEC_CONST_32	Constant Data	End of above section.

# 7.2 Linker command file

Memory shall be allocated for every section defined in SPI\_MemMap.h

# **Chapter 8 Configuration parameters considerations**

Configuration parameter class for Autosar SPI driver fall into the following variants as defined below:

# 8.1 Configuration Parameters

Configuration parameter class for Autosar SPI driver fall into the following variants as defined below:

**Table 8-1. Configuration Parameters** 

Configuration Container	Configuration Parameters	Configuration Variant	Current Implementation
	SPI_MAX_CHANNEL	PC, LT or PB	Pre Compile (1)
SpiDriver	SPI_MAX_JOB	PC, LT or PB	Pre Compile (1)
	SPI_MAX_SEQUENCE	PC, LT or PB	Pre Compile (1)
	SpiChannelld	Pre-Compile all Variants	Pre Compile
	SpiChannelType	PC, LT or PB	Pre Compile (2)
	SpilbNBuffers	PC, LT or PB	Pre Compile (3)
SpiChannel	SpiDataWidth	PC, LT or PB	Post Build
	SpiDefaultData	PC, LT or PB	Post Build
	SpiEbMaxlength	PC, LT or PB	Post Build
	SpiTransferStart	PC, LT or PB	Post Build
SpiDemEventParameterRefs	Spi_E_Hardware_Error	PC, LT or PB	Post Build
	SpiSlaveMode	PC, LT or PB	Post Build
	TSBModeEnable	PC, LT or PB	Post Build
	ITSBModeEnable	PC, LT or PB	Post Build
	SpiBaudRate	PC, LT or PB	Post Build
SpiExternalDevice	SpiEnableCs	PC, LT or PB	Post Build
	SpiCsIdentifier	PC, LT or PB	Post Build
	SpiCsPolarity	PC, LT or PB	Post Build
	SpiCsSelection	PC, LT or PB	Post Build
	SpiDataShiftEdge	PC, LT or PB	Post Build

Table continues on the next page...

**Table 8-1. Configuration Parameters (continued)** 

	SpiHwUnit	PC, LT or PB	Post Build
	SpiShiftClockIdleLevel	PC, LT or PB	Post Build
	SpiTimeClk2Cs	PC, LT or PB	Post Build
	SpiTlmeCs2Clk	Vendor specific	Post Build
	SpiTimeCs2Cs	Vendor specific	Post Build
	SpiCsContinuous	Vendor specific	Post Build
	TSBModeEnable	Pre-Compile all Variants	Pre Compile
	ITSBModeEnable	Pre-Compile all Variants	Pre Compile
	SpiHwUnitSynchronous	PC, LT or PB	Post Build
	SpiJobEndNotification	PC, LT or PB	Post Build
	SpiJobStartNotification	PC, LT or PB	Post Build
	SpiJobId	Pre-Compile all Variants	Pre Compile
	SpiJobPriority	PC, LT or PB	Post Build
	SpiDeviceAssignment	PC, LT or PB	Post Build
	TSBFrameSize	PC, LT or PB	Post Build
	TS0_LEN	PC, LT or PB	Post Build
	TS1_LEN	PC, LT or PB	Post Build
On: Lab	TS2_LEN	PC, LT or PB	Post Build
SpiJob	TS3_LEN	PC, LT or PB	Post Build
	TS0_CONF	PC, LT or PB	Post Build
	TS1_CONF	PC, LT or PB	Post Build
	TS2_CONF	PC, LT or PB	Post Build
	TS3_CONF	PC, LT or PB	Post Build
	DsiCsIdentifier	PC, LT or PB	Post Build
	TransmitDataSource	PC, LT or PB	Post Build
	ChangeInDataTransfer	PC, LT or PB	Post Build
	DualReceiverSupport	Pre-Compile all Variants	Pre Compile
	SecondaryFrameSize	PC, LT or PB	Post Build
	SpiChannelAssignment	PC, LT or PB	Post Build
	SecondaryDsiCsIdentifier	PC, LT or PB	Post Build
	SpiSequenceId	Pre-Compile all Variants	Pre Compile
0	SpiInterruptibleSequence	PC, LT or PB	Post Build
SpiSequence	SpiSeqEndNotification	PC, LT or PB	Post Build
	SpiJobAssignment	PC, LT or PB	Post Build
On: One world	SpiCancelApi	Pre-Compile all Variants	Pre Compile
	SpiChannelBuffersAllowed	Pre-Compile all Variants	Pre Compile
	SpiDevErrorDetect	Pre-Compile all Variants	Pre Compile
SpiGeneral	SpiHwStatusApi	Pre-Compile all Variants	Pre Compile
	SpiInterruptibleSeqAllowed	Pre-Compile all Variants	Pre Compile
	SpiLevelDelivered	Pre-Compile all Variants	Pre Compile
•	·	1	1

Table continues on the next page...

### **Chapter 8 Configuration parameters considerations**

# **Table 8-1. Configuration Parameters (continued)**

	SpiSupportConcurrentSyncTr ansmit	Vendor specific	Pre Compile
	SpiVersionInfoApi	Pre-Compile all Variants	Pre Compile
	SpiClockRef	Vendor specific	Pre Compile (4)
	SpiGlobalDmaEnable	Vendor specific	Pre Compile
	SpiSyncTransmitTimeout	Vendor specific	Pre Compile
	SpiOptimizeOneJobSequence s	Vendor specific	Pre Compile
	SpiOptimizedSeqNumber	Vendor specific	Pre Compile
	SpiOptimizedChannelsNumbe r	Vendor specific	Pre Compile
	SpiAllowBigSizeCollections	Vendor specific	Pre Compile
	SpiEnableHWUnitAsyncMode	Vendor specific	Pre Compile
	SpiTSBModeSupport	Vendor Specific	Pre Compile
	SpiITSBModeSupport	Vendor Specific	Pre Compile
SpiNonAUTOSAR	SpiEnableDualClockMode	Vendor specific	Pre Compile
	SpiJobStartNotificationenable	Vendor specific	Pre Compile
	SpiForceDataType	Vendor specific	Pre Compile
	SpiDisableDemReportErrorSt atus	Vendor specific	Pre Compile
	SpiPhyUnitMapping	Vendor specific	Pre Compile
SpiPhyUnit	SpiPhyUnitMode	Vendor specific	Post Build
	SpiPhyUnitSync	Vendor specific	Post Build
	SpiPhyUnitClockRef	Vendor specific	Post Build
	SpiPhyUnitAlternateClockRef	Vendor specific	Post Build
	SpiPhyUnitAsyncMethod	Vendor specific	Post Build
	SpiPhyTxDmaChannel	Vendor specific	Post Build
	SpiPhyTxDmaChannelAux	Vendor specific	Post Build
	SpiPhyRxDmaChannel	Vendor specific	Post Build

**Configuration Parameters** 

# **Chapter 9 Integration Steps**

This section gives a brief overview of the steps needed for integrating Serial Peripheral Interface:

- Generate the required SPI configurations. For more details refer to section Files required for Compilation
- Allocate proper memory sections in SPI\_MemMap.h and linker command file. For more details refer to section Sections to be defined in Spi\_MemMap.h
- Compile & build the SPI with all the dependent modules. For more details refer to section Building the Driver

# **Chapter 10 External Assumptions for SPI driver**

The section presents requirements that must be complied with when integrating SPI driver into the application.

#### [SMCAL\_CPR\_EXT163]

<< If interrupts are locked a centralized function pair to lock and unlock interrupts shall be used. >>

## [SWS\_Spi\_00239]

<< SPI peripherals may depend on the system clock, prescaler(s) and PLL. Thus, changes of the system clock (e.g. PLL on ( PLL off) may also affect the clock settings of the SPI hardware. >>

# [SWS\_Spi\_00244]

<< The SPI Handler/Driver module does not take care of setting the registers which configure the clock, prescaler(s) and PLL in its init function. This has to be done by the MCU module. >>

# [SWS\_Spi\_00052]

<< For the IB Channels, the Handler/Driver shall provide the buffering but it is not able to take care of the consistency of the data in the buffer during transmission. The size of the Channel buffer is fixed. >>

# [SWS\_Spi\_00257]

<< The SPI Handler/Driver is not able to prevent the overwriting of these "transmit" buffers by users during transmissions. >>

## [SWS\_Spi\_00053]

<< For EB Channels the application shall provide the buffering and shall take care of the consistency of the data in the buffer during transmission. >>

#### [SWS\_Spi\_00280]

<< The buffer provided by the application for the SPI Handler Driver may have a different size. >>

#### NOTE

This referes in the context of External Buffer

## [SWS\_Spi\_00084]

<< If different Jobs (and consequently also Sequences) have common Channels, the SPI Handler/Driver' environment shall ensure that read and/or write functions are not called during transmission. >>

#### [SWS\_Spi\_00121]

<< The SPI Handler/Driver's environment shall configure the SpiInterruptibleSeqAllowed parameter (ON / OFF) in order to select which kind of Sequences the SPI Handler/Driver manages. >>

# [SWS\_Spi\_00080]

<< When using Interruptible Sequences, the caller must be aware that if the multiple Sequences access the same Channels, the data for these Channels may be overwritten by the highest priority Job accessing each Channel. >>

# [SWS\_Spi\_00298]

<< The operation Spi\_Init is Non Re-entrant. >>

# [SWS\_Spi\_00300]

<< The operation Std\_ReturnType Spi\_DeInit( ) is Non Re-entrant. >>

[SWS\_Spi\_00173]

<< The SPI Handler/Driver's environment shall call the function Spi\_AsyncTransmit after a function call of Spi\_SetupEB for EB Channels or a function call of Spi\_WriteIB for IB Channels but before the function call Spi\_ReadIB. >>

#### [SWS\_Spi\_00027]

<< The SPI Handler/Driver's environment shall call the function Spi\_ReadIB after a Transmit method call to have relevant data within IB Channel. >>

#### [SWS\_Spi\_00037]

<< The SPI Handler/Driver's environment shall call the Spi\_SetupEB function once for each Channel with EB declared before the SPI Handler/Driver's environment calls a Transmit method on them. >>

#### [SWS\_Spi\_00038]

<< The SPI Handler/Driver's environment shall call the function Spi\_GetJobResult to inquire whether the Job transmission has succeeded (SPI\_JOB\_OK) or failed (SPI\_JOB\_FAILED). >>

## [SWS\_Spi\_00042]

<< The SPI Handler/Driver's environment shall call the function Spi\_GetSequenceResult to inquire whether the full Sequence transmission has succeeded (SPI\_SEQ\_OK) or failed (SPI\_SEQ\_FAILED). >>

# [SWS\_Spi\_00325]

<< The operation Spi\_GetVersionInfo is Non Re-entrant. >>

# [SWS\_Spi\_00287]

<< The SPI Handler/Driver's environment shall call this function to inquire whether the specified SPI Hardware microcontroller peripheral is SPI\_IDLE or SPI\_BUSY. >>

#### NOTE

This requirement refers to Spi\_GetHWUnitStatus()

[SWS\_Spi\_00335]

<< The operation Spi\_SetAsyncMode is Non Re-entrant. >>

## [SWS\_Spi\_00265]

<< For implement the call back function other modules are required to provide the routines in the expected manner. >>

### [SWS\_Spi\_00048]

<< The callback notifications Spi\_JobEndNotification and Spi\_SeqEndNotification shall have no parameters and no return value. >>

#### [SWS\_Spi\_00085]

<< It is allowed to use the following API calls within the SPI callback notifications:

Spi\_ReadIB

Spi\_WriteIB

Spi\_SetupEB

Spi\_GetJobResult

Spi\_GetSequenceResult

Spi\_GetHWUnitStatus

Spi\_Cancel

All other SPI Handler/Driver API calls are not allowed. >>

# [SWS\_Spi\_00340]

<< The operation SpiJobEndNotification is Re-entrant. >>

# [SWS\_Spi\_00341]

<< The operation SpiSeqEndNotification is Re-entrant. >>

# [SWS\_Spi\_00077]

<< To transmit a variable number of data, it is mandatory to call the Spi\_SetupEB function to store new parameters within SPI Handler/Driver before each Spi\_AsyncTransmit function call. >>

# [SWS\_Spi\_00078]

<< To transmit a constant number of data, it is only mandatory to call the Spi\_SetupEB function to store parameters within SPI Handler/Driver before the first Spi\_AsyncTransmit function call. >>

## [SWS\_Spi\_00235]

<< If not applicable, the SPI Handler/Driver module's environment shall pass a NULL pointer to the function Spi\_Init. >>

#### How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE. JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2017 NXP B.V.

Document Number IM35SPIASR4.2 Rev0002R1.0.0 Revision 1.0



