CPSC 8810 Energy Efficient Computing Paper Summary – DRAM Energy Management Using Software and Hardware Directed Power Mode Control By – Dhruv Jain

This paper is talking about energy conservation and energy optimization techniques of DRAM, which is a significant power consumer, as much as 90% of overall system energy. In today's world, there are millions of computing devices that need and utilizes significant amount of power. The power consumption needs to be optimized for low energy, high performance and small space. If we look at hardware we can save energy from either of the two methods – clustering of hardware into smaller and less energy consuming components, and second is support of various operating modes. From a software point of view, certain things can be done to optimize power like – effective complier, runtime and application-directed techniques. The memory system is a significant consumer of power, especially for memory intensive application like video processing. Sometimes there are DRAMs that are not being utilized all the time but since they are part of the computer system they are consuming power. This could be optimized using energy modes whenever possible. This transition from one mode to another can be done using one of the two methods – compiler/software-directed approach which detects idleness of memory modules and shut them down. The other approach – hardwareassisted run-time approach which automatically detects the memory idleness and transitions accordingly. These are certain research problems that arises from the two mentioned transition methods -

- 1. What hardware technologies are important for dynamically setting memory states?
- 2. What compiler-directed techniques can be developed to exploit memory reference behavior for dynamically turning off power?
- 3. How to make cheap transitions for energy modes?
- 4. Which of the two transition approaches should be used and under what circumstances? The paper also explains the memory model for energy optimization. In memory architecture, the modules are organized into rows and columns which are very helpful while saving some power. You can put unused rows and columns into different modes according to the needs. The different modes we assume are active, standby, napping, power-down, and disabled. The paper then goes to talk about how different transitions are performed in memory architecture. The DRAM modules are controlled by a memory controller which interfaces with the memory bus but the memory controller cannot determine transition of the operating modes of the individual modules. This is resolved using self-monitored (monitors outgoing memory transactions) and software-directed (explicit told to issue control packets). The authors perform compilation techniques for energy optimization and the corresponding results are evaluated. The goal of compiler-directed mechanism is to detect idle periods (inter-access times) for each memory module, and to transition it into a lower power mode without paying any resynchronization costs. From the experiment that the authors did it can be seen that a compiler can give significant savings in DRAM energy consumption by selectively transitioning the module between the different modes. The savings range from around 12% to as much as 75%.

In the paper, the authors have explored three different self-monitoring techniques which is a hardware mechanism for predicting inter-access times and transitioning to a low energy mode – adaptive threshold predictor (ATP), constant threshold predictor (CTP), and history-based predictor (HBP). In ATP, if a memory module has not been accessed in a while, then it is assumed that it is not likely to be needed in the near future. A threshold is used to determine the idleness of a module after which it is transitioned to a lower energy mode. CTP is similar to ATP, except that the threshold is never changed because of the high hardware costs of implementing the adaptive threshold mechanism. There are two issues with ATP and CTP – we gradually decay from one mode to another (i.e., to get to power-down, we go through standby and napping), which could have been avoided if we had if we had a good estimate of the final mode. The second issue with ATP and CTP – we pay the cost of resynchronizing on a memory access if the module has been transitioned. In the HBP, inter-access time is estimated and directly transitioned to the best energy mode. Then, the module is activated so that it becomes ready by the time of the next estimated access.

The author continues to summarize the contributions of his work and outlines directions for future research. The author mentions that the above different mechanisms have been extensively evaluated using several array-dominated benchmarks. The contributions are significant presented in this paper. The DRAM power consumption is significant and it is vital that this issue is addressed. The paper talks about several methods for energy optimization and energy modes which are proving to be successful.

I learned a great deal about DRAM operation and memory management in computer systems. I learned that DRAMs and memory in general takes up a big chunk of energy and if we can solve this problem we can reduce our energy bills. DRAM has a significant impact on energy of the system. The focus of the paper is developing new techniques for operating at low power modes to make the whole system more energy efficient. The main idea behind this is to detect periods when the memory utilization is least needed and transition to low power mode to save energy.