
COL 216 Assignment 2.6

Chinmay Mittal (2020CS10336)

In this stage, we implement the remaining types of load-store instructions.

For this, we add a new component PMconnect as described in the assignment, I remove the control state input from this component.

This control state was intended to be used for giving appropriate values to MW (memory write). To handle this I take logical and of Memory write signals from the FSM and PMconnect. This ensures MW takes correct values (from PMconnect) and are non-zero only in states in which write is expected (as governed by the value from the FSM).



The instruction input specifies the type of the DT instruction (ldr, str, ldrh, strh, ldrsh, ldrb, ldrsb, strb).


To ease the process, I have defined a new enumerated datatype for the same in MyTypes.vhd I have added additional logic in the Decoder to figure out whether the instruction is DT and what type of DT instruction it is (here I handle the fact that there is a different format for signed and half-word data transfers)

```
DT_instr <= ldr when ( instruction( 27 downto 26) = "01" and instruction(20) = '1' and instruction(22) = '0' ) else str when ( instruction( 27 downto 26) = "01" and instruction(20) = '0' and instruction(22) = '0') else ldrb when ( instruction( 27 downto 26) = "01" and instruction(20) = '1' and instruction(22) = '1' ) else strb when ( instruction( 27 downto 26) = "01" and instruction(20) = '0' and instruction(22) = '1' ) else ldrh when ( instruction( 27 downto 25) = "000" and instruction(20) = '1' and instruction( 7 downto 4) = "1011") else ldrsh when ( instruction( 27 downto 25) = "000" and instruction(20) = '0' and instruction( 7 downto 4) = "1011") else ldrsh when ( instruction( 27 downto 25) = "000" and instruction(20) = '1' and instruction( 7 downto 4) = "1111") else ldrsb;
```

To implement auto-indexing I have added a new register (AddressForDT) that stores the address actually used for data transfers i.e base or base plus offset. This is now fed to the memory instead of the ALU output as before. The value clocked in this register is determined by the PreIndexing signal. It is clocked along with the ALU output (signal is the same for both).

```
approcess(clk)
begin
aif( rising_edge(clk) and ReW = '1') then
RES <= ALU_output;
    -- to accomodate pre/post indexing
aif(PreIndexing = '1') then
addressForDT <= ALU_output; -- base + offset
alse
AddressForDT <= A; -- base
end if;
end if;</pre>
```

To implement write back I do not introduce new states and I use the old states themselves to write to the register file (controlled by the WriteBack signal). I add an additional control signal to control the address of the register which is to be written to the register file. (RegisterWriteSrc). WriteBack is always true in the case of Post Indexing irrespective of the W bit.



Connections of PM connect

The type of DT instruction is fed in from the output of the Decoder.

Rout is fed in by B (output of reading from register file)

Mout is fed DR (stores the data read from the memory)

AddressForDT is used to supply the byte address (AD)

Rin and Min are fed back to the Register file and Memory instead of DR and B as before

Second Operand for signed and half-word transfer

The second operand is also in a bit different format in the case of half-word and signed data transfers.

I have a signal which determines if the DT instruction is normal (ldr, ldrb, strb, str) or the other types (signed and half-word transfers). This is used in the multiplexing for the shifter which prepares the second operand.

The shift amount for signed and half-word data transfers are always zero. The data can come as immediate (concatenate bits 11 to 8 with bits 3 to 0)or from registers (specified by bits 3 to 0)

```
HalfWordOrSignedTransfer <= '0' when ( DT_instr = ldr or DT_instr = str or DT_instr = ldrb or DT_instr = strb ) else '1'; HlfWdOrSgnedTrnsferSrc <= IR(22); -- 1 when offset is immediate else 0 when offset is specified by register
```

Test Cases

