
$\rm COL216$ Assignment 2 Stage 1

Chinmay Mittal


February 2022

\mathbf{ALU}

To test ALU code load, ALU.vhd , types.vhd , testbench ALU.vhd. Choose appropriate tool and also remember to set top level entity as testbench ALU. RTL view(partial):



Simulation view:




)1111_1111

Register File

To run load RegisterFile.vhd and testbenchRegister.vhd. Also choose top level entity as testbenchRegister.

16*32 Memory, with two read address ports, write enable, two data out ports and a clock, writing is clock triggered whereas reading is combinational and continuous.

RTL view:



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

Resource Utilization:


```
# Info: Device Utilization for 7A100TCSG324
Used Avail Utilization
# Info: Resource
# Info: -----
# Info: IOs
                        110 210 52.38%
# Info: Global Buffers
                         1
                              32
                                   3.12%
# Info: LUTS
# Info: CLB Slices
# Info: Dffs or Latches
# Info: Block RAMs
# Info: Distributed RAMs
                                    0.08%
                         48
                              63400
                         12
0
                              15850
                                    0.08%
                              126800 0.00%
                                    0.00%
                              135
      RAM32M
# Info:
                         10
      RAM64M
# Info:
                         2
# Info: DSP48E1s
                              240
# Info: -----
# Info: Number of ports :
                               110
# Info: Number of nets :
                               220
# Info: Number of instances :
# Info: Number of references to this view :
# Info: Total accumulated area :
# Info: Number of LUTs :
# Info: Number of Primitive LUTs :
# Info: Number of LUTs as Distributed RAM :
                                48
# Info: Number of accumulated instances :
```

Program Memory


To run load ProgramMemory.vhd, testbenchProgMem.vhd and also set top level entity as testbenchProgMem.

Program Memory is 64*32 ROM, with one address port for data output. There is no clock and output is available continuously.

Output of synthesis





Some dummy values where initialized in the program memory for testing, corresponding simulation results is as shown:



Data Memory

To run load DataMemory.vhd, testbenchDataMem.vhd and also set top level entity as testbenchDataMem. 64 register of 32 bits each, one write address port, one read address port, one data out and one data in port, Write Enable is a 4 bit vector for controlling write to 4 parts of each word. Writing is clocked and reading is synchronous. RTL View (partial):





Resource Utilization:

```
): Device Utilization for 7A100TCSG324
Used Avail Utilization
): Resource
       81 210 38.57%
): IOs
): Global Buffers
                    1 32
                               3.12%
                        63400
): LUTs
): LUTs
): CLB Slices
                     64
                               0.10%
): CLB Slices
): Dffs or Latches
                     16
                        15850 ...
126800 0.00%
                         15850
                               0.10%
                0
): Block RAMs
                    0
                               0.00%
): Distributed RAMs
                 32
0
   RAM64X1D
): DSP48E1s
                        240
                              0.00%
): Number of ports :
): Number of nets :
                         162
Number of nets: 162Number of instances: 82Number of references to this view: 0
): Total accumulated area :
): Number of LUTs :
): Number of Primitive LUTs :
  Number of LUTs as Distributed RAM :
                          64
o: Number of accumulated instances :
                         113
```

1 Foot notes

The RTL diagrams are generated by intel quartus. Resource utilization table and simulation was done by edaplayground. The mode for simulator was Aldec Riviera Pro and to synthisize Mentor precision was used.