COL 216 Assignment 2.7


Chinmay Mittal (2020CS10336)

In this assignment, we add support for multiply functionality to the multicycle processor. For this, I introduce a new component *Multiplier*.

I have added additional logic to the Decoder to determine the type of multiply instruction or if the instruction is not a multiply instruction for which a type is also added to *MyTypes*

The *Multiplier* takes in the type of the multiply instruction as input, two 32 bit operands and a 64-bit operand. The 32-bit operands are multiplied (according to the type of the multiplication as specified in Lecture 9), and if the instruction is an accumulate instruction then the 64-bit number is added to the multiplication result (in the case of MLA, the least significant 32 bits are important and are zero-extended to 64 bits before being fed to the multiplier)


NETLIST output for multiplier



Resource utilization for multiplier

```
# Tnfo: ********************************
# Info: Device Utilization for 7A100TCSG324
Avail Utilization
# Info: Resource
                        Used
# Info: -----
# Info: IOs
                        199
                             210
                                  94.76%
# Info: Global Buffers
                        0
                             32
                                   0.00%
# Info: LUTs
                        65
                             63400
                                   0.10%
# Info: CLB Slices
                        16
                             15850
                                   0.10%
# Info: Dffs or Latches
                             126800
                                   0.00%
# Info: Block RAMs
                        0
                             135
                                   0.00%
# Info: DSP48E1s
                             240
                                   1.67%
# Info: -----
```

At max four registers are required to be read for multiply and two registers are required to be written to. I do not introduce any new states and utilize the states involved in one cycle of DP instruction to perform all these operations as illustrated by my state transition diagram for the control FSM:




Rs was a register that stored the shift amount but since multiply instructions do not have any shift operation, we use the same register to store the value specified by IR(11 to 8) used for multiply operations.

RdLo is a new register that is added along with its control signal and stores the value in the register specified by IR(15 downto 12).

To enable the use states differently depending on whether the instruction is a DP instruction or a multiply instruction, we pass a signal *isMultiplication* and the type of multiply operations *mul_instr*. We use these signals to decide what to do in states where both DP operations and multiply operations are possible.


Some additional control logic and control signals are required to access the register files and to write data to the Register File.

To access the register file the following control signals are used to specify the read addresses for both ports:




Previously M2R was used to control the write data for the Register File. M2R has now been made a 2-bit vector and further logic has been added to support write of data from ALU result / Memory / Output of multiplication of module.

Test1.s



Test2.s



Test3.s

